




Z-80[®] MDC (MDC/E)

Hardware
User's Manual



Price: 4.50
03-3006-01
Rev. B
August 1978

Copyright © 1978 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Zilog.

Zilog assumes no responsibility for the use of any circuitry other than circuitry embodied in a Zilog product. No other circuit patent licenses are implied.

READER'S COMMENTS

Your feedback about this document is important to us: only in this way can we ascertain your needs and fulfill them in the future. Please take the time to fill out this questionnaire and return it to us. This information will be helpful to us, and, in time, to the future users of Zilog systems. Thank you.

Your Name: _____

Company Name: _____

Address: _____

Title of this document: _____

What software products do you have? _____

What is your hardware configuration (including memory size)? _____

Does this publication meet your needs? ☐ Yes ☐ No

If not, why not? _____

How do you use this publication? (Check all that apply)

☐ As an introduction to the subject?

☐ As a reference manual?

☐ As an instructor or student?

How do you find the material?

	Good	Fair	Poor
Technicality	☐	☐	☐
Organization	☐	☐	☐
Completeness	☐	☐	☐

What would have improved the material? _____

Other comments, suggestions or corrections: _____

If you found any mistakes in this document, please let us know what and where they were:

Business Reply Mail

No Postage Necessary if Mailed in the United States

Postage Will Be Paid By



Zilog
Software Department Librarian
10460 Bubb Road
Cupertino, California 95014

First Class

Permit No. 475
Cupertino
California
95014



MDC (MDC/E) HARDWARE USER'S MANUAL

TABLE OF CONTENTS

<u>SECTION</u>	<u>PAGE</u>
1.0 INTRODUCTION.....	2
2.0 DETAILED DESCRIPTION OF BOARD SCHEMATICS	
2.1 Power Supply and Control Buffers....	5
2.2 Memory Address Multiplexer.....	5
2.3 Memory Array.....	5
2.4 Data Bus Buffers.....	6
2.5 Parallel/Serial Register.....	6
2.6 PIO.....	6
2.7 Timing Generator and WAIT Control Logic.....	8
2.8 CRC and DATA Separator.....	8
3.0 DISK DATA FORMATTING	
3.1 Introduction.....	10
3.2 Sector Data Format.....	10
3.3 Recording Format.....	12
4.0 MDC MEMORY ADDRESS PROGRAMMING	
4.1 Introduction.....	14
4.2 Programming for 4K RAMs.....	14
4.3 Programming for 16K RAMs.....	15
5.0 SCHEMATICS.....	16
6.0 SIGNAL LIST.....	32

REVISION "B"
AUGUST 1978

1.0 INTRODUCTION

The Zilog Z80-MDC (Memory Disk Controller) and the MDC/E (European Version) are part of the Zilog MCB Series of OEM cards and systems. The MDC directly interfaces to all other boards in the MCB Series and provides optional 12K, 16K, 32K, or 48K bytes of dynamic RAM memory for program or data storage plus a floppy disk controller that is capable of handling up to eight floppy disk drives. The 12K version (assembled with 4K dynamic RAM devices) is separated into three pages of 4K bytes each. The starting address for each of the 4K byte pages may be set by programmable read only memory (PROM) to begin on any of up to 16 page boundaries. The other three versions are assembled using 16K dynamic RAM devices. For each version, the address decode PROM determines the starting address for the four segments of the 64K address space. The standard version, for which the following discussion applies, consists of 16K bytes.

A block diagram of the complete board is shown in Figure 1. A voltage converter is included on the board to convert the signal +5 volt input to the +12 and -5 volts required by the dynamic memory array. The upper address bits from the CPU are provided to a memory page decoder PROM. The starting address for each of the 16K byte memory banks can be set to any of four possible starting locations. The page decoder output is then supplied, along with A0 through A13, to a memory address multiplexer to provide the proper address signals, along with the CAS and RAS control signals, to the memory array. The memory array utilizes 16-pin, 16K-bit dynamic RAMs; although strapping options allow 4K-bit RAMs to also be used. The data that is written to or read from the memory is passed through the set of data bus buffers.

The bottom half of the diagram is the disk controller. This disk controller is very simple as all of the disk formatting and control is actually provided by the CPU under program control. The Z80-PIO is used by the Z80-CPU to latch disk control information and to sample disk status information. Thus, control and status information from the disk is passed between the CPU and the disk via the Z80-PIO. The data handling is provided by the blocks in the bottom part of the diagram. Data from the disk is provided to a data separator where the clock and data are separated into two distinct signals.




FIGURE 1
MDC BLOCK DIAGRAM

During READ operations, this data is then fed into the parallel/serial register. The shift clock during this operation is provided by the separated clock. While data is being supplied to the register, it is also being supplied to the CRC circuit. This CRC circuit generates a 16-bit cyclic redundancy check code which is used by the CPU to insure that data is correctly written onto and read back from the disk. Once a complete 8-bit byte has been assembled in the parallel/serial register, it is then read out to the CPU via the data bus buffers during a CPU I/O READ operation. The WAIT control logic synchronizes the speed of the CPU to the disk read speed by setting the CPU WAIT line to an active state until a complete byte of data has been assembled. Once a complete sector of data has been read from the disk, the CPU can then check to see if the CRC was correct by reading the CRC error bit from the CRC circuitry.

During WRITE operations, data is loaded via the data bus buffers into the parallel/serial register. From there, it is shifted out through the data multiplexer and to the data encoder where it is properly formatted for writing onto the disk. The timing for this is provided by the timing control circuit. This circuit uses the 8 PHI clock from the MCB Board to generate a shift clock for the register and to provide other timing signals to properly encode the data. Again, during this operation, a WAIT control is used to synchronize the CPU to the proper disk operating speed.

2.0 DETAILED DESCRIPTION OF BOARD SCHEMATICS

The following sections describe in detail the function of each separate sheet of the MDC Board Schematics.

2.1 Power Supply and Control Buffers

This sheet contains the DC to DC voltage converter which is used to convert the +5 power input to the -5 and +12 voltages which are required for the memory. Also contained on this sheet are bus buffers to isolate the CPU control signals and selected address bits from the system bus.

2.2 Memory Address Multiplexer

Sheet 2 contains the control logic for the memory page decoders and memory address multiplexer. The 74LS75 circuit latches the four upper address bits from the CPU during MREQ-. The 7603 PROM decodes these bits into four possible memory segment-selects allowing the user to select the starting locations for the memory. These selects are then used to generate the three RAS signals which are provided to the three banks of memory. A fourth PROM output is supplied to the low power inverter chain to generate the CAS signal. After two gates of delay, this signal is used to control the 74LS157 address multiplexers. These two address multiplexers then take the address bits A0 through A1 and properly time them and multiplex them as seven bits of address to the dynamic memories.

2.3 Memory Array

This schematic contains the 24 memory elements that are used in the memory array. The memory elements utilized in the standard board are NEC 416 dynamic RAMs; however, 4K bit dynamic RAMs can also be utilized with proper strapping.

2.4 Data Bus Buffers

This sheet contains the buffers that are used to separate the data bus into the internal data busses that are required by the disk controller and the memory array. The top two devices are used to separate the data bus into data input and data output for the memory array while the bottom two devices are used to buffer and isolate the system data bus from the disk controller internal bus. The 6306 PROM on the bottom of the schematic is used to control the direction of the data bus buffers. This PROM recognizes when one of the devices on the MDC card must drive onto the system data bus and provides this control signal. Figure 2 identifies the state of the PROM output for the associated input. The five most significant input lines are shown in binary format along the vertical axis. The four least significant address inputs (XXXX on the vertical axis) are identified in hexadecimal notation along the horizontal axis. For each unique address input, the corresponding hex code for the output is found at the crosspoints between the two axes.

2.5 Parallel/Serial Register

This page of the schematic illustrates the parallel/serial register that is used during both disk READ and WRITE operations. During disk WRITE operations, data from the internal data bus is latched into the register and shifted out on the serial WRITE data line. During READ operations, the decoded data from the data separator is shifted into this register, then read out to the internal data bus and through the data bus buffers, and back to the CPU. The select logic located below the registers is used to control the register shift mode and to provide the proper clocking signals.

2.6 PIO

This portion of the schematic contains the Z80-PIO which is used to latch control data for the disk and to sample status data from the disk. The Z80-CPU bus connects to the PIO and is used for transfer of information between the two. The disk status signals are READY, TRACK 0, SECTOR MARKER, and WRITE PROTECT. These signals are

terminated with 220 ohm and 330 ohm pull-up and pull-down resistors, respectively. The CRC error indicator from the CRC circuit is also provided to the PIO for CPU status checking. The PIO is also used to latch the control information for the disk drive. The control signals, DIRECTION, STEP, and four DISK SELECT lines are provided as outputs with open collector buffering. There are three other control signals that are required by the disk controller that must be separately timed, and the 74LS175 is used for this function. The READ, WRITE, and ENABLE CRC signals are latched by the PIO but are separately timed by the strobe signal from the timing generator to insure proper timing.

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00000XXXX	08	08	08	08	08	-00-	08	08	08	08	08	08	08	08	08	08
00010XXXX	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08
00100XXXX	08	08	08	08	08	-00-	08	08	08	-00-	08	08	08	08	08	08
00110XXXX	08	08	08	08	08	08	08	08	08	-00-	08	08	08	08	08	08
01000XXXX	08	08	08	08	08	-00-	08	08	08	08	08	08	08	08	08	08
01010XXXX	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08
01100XXXX	08	08	08	08	08	-00-	08	08	08	08	08	08	08	08	08	08
01110XXXX	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08
10000XXXX	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08
10010XXXX	08	08	08	08	08	-00-	08	08	08	08	08	08	08	08	08	08
10100XXXX	08	08	08	08	08	08	08	08	08	-00-	08	08	08	08	08	08
10110XXXX	08	08	08	08	08	-00-	08	08	08	-00-	08	08	08	08	08	08
11000XXXX	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08
11010XXXX	08	08	08	08	08	-00-	08	08	08	08	08	08	08	08	08	08
11100XXXX	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08	08
11110XXXX	08	08	08	08	08	-00-	08	08	08	08	08	08	08	08	08	08

OUTPUT ENABLE-
 IORQ-
 M1-
 RD-
 GND
 PORT DECODE
 IEI.MDC.PIO
 IEO.MDC.PIO
 GP4-

FIGURE 2. MDC Bus Control PROM at Location A54

2.7 Timing Generator and Wait Control Logic

This sheet contains the circuitry that is used to generate the timing pulses that are required during the WRITE operations and also the logic that is used to control the WAIT signal which is used during both READ and WRITE operations. The four counter circuits (74LS161) are used to divide the 8 PHI clock into the proper timing signals. Strapping options are provided for use with double density disk drives and mini-disk drives. The 74LS51 multiplexer is used to select between the timing pulse from the timing chain while in the WRITE mode and the decoder clock from the data separator in READ mode. This clock is then provided as a shift clock to the parallel/serial register. The WAIT logic is centered around a single 74LS74 flip flop. Each time a data read or data write operation from the MCB Board (SG3- and GP7-) occurs, it sets the flip flop which pulls the WAIT-line low and causes the CPU to stop. This WAIT state is then held until such time as the DONE- signal is generated by the timing generator. This signal indicates that the parallel/serial register has been completely filled during READ operations or emptied during WRITE operations, and is ready for a new character. Thus, using this simple technique, the CPU speed is exactly synchronized to the disk operating speed.

2.8 CRC and Data Separator

This schematic includes the CRC circuit which is used during both READ and WRITE operations. During WRITE operations, the data that is being written onto the disk is also clocked into this circuit. This data is then used to generate a 16-bit CRC word which is to be appended to the end of the WRITE data. Multiplexer logic provided by the 74LS51 circuit selects between the actual SERIAL WRITE DATA and the CRC chip output. This circuit is also used during READ operations. During these operations, the READ DATA is clocked into the CRC chip so that at the end of every block of READ DATA, the generated CRC word can be compared with the CRC word that is received from the disk drive. If an error occurs, the CRC circuit will generate the CRC error flag which can be read into the CPU via the PIO. The ENABLE CRC signal which is used by the multiplexer during WRITE operations is provided by the CPU via the PIO. Below this is the data separator. This circuit functions by separating the clock and the data from the disk drive into a data signal and a clock signal which will then be provided to the serial/parallel register.

This circuit also contains a start bit detector which looks for the first logic 1 written after the READ mode is enabled. This start bit detector is used for formatting disks as described in Section 3.0.

SECTION 3. DISK DATA FORMATTING

3.1 Introduction

All formatting of the data onto the disk is accomplished under the control of the Z80-CPU on the MCB board. Thus, this disk controller can operate with a variety of floppy disk drive configurations. However, as an option, Zilog offers PROM-based software which can be used to control up to eight Shugart 800 Floppy Disk drives. This software assumes that 32 hard sectors are utilized per track and 77 tracks are utilized per disk. The software provides all control functions for the disk and does all data transfer.

3.2 Sector Data Format

All formatting of the data on the disk is accomplished under the control of the CPU. Figure 3-1 represents the formatting structure: 16 bytes of all zeroes for the preamble; one byte for sector address with the first bit being a start bit; one byte for the track address; then 128 bytes of data; 4 bytes of linkage (forward/backward) for file maintenance; two bytes of CRC; and then a postamble of all zeroes.

In this format, the user may record up to 32 sectors (records) per track. Each track is started by a physical index pulse, and each sector is started by a physical sector pulse. This type of recording is called hard sectoring.




Figure 3-1
DISK FORMAT

BIT CELL: As shown in Figure 3-2, the clock bits and data bits (if present) are interleaved. By definition, a bit cell is the period between the leading edge of one clock bit and the leading edge of the next clock bit.




Figure 3-2
BIT CELL

BYTE: A byte, when referring to serial data (being written onto or read from the disk drive) is defined as eight consecutive bit cells. The least significant bit cell is defined as bit cell 0 and the most significant bit cell is defined as bit cell 7. When reference is made to a specific data bit (i.e., data bit 3), it is with respect to the corresponding bit cell (bit cell 3).

During the write operation, bit cell 7 of each byte is transferred to the disk drive first with bit cell 0 being transferred last.

When data is read back from the drive, bit cell 7 of each byte will be transferred first with bit cell 0 last. As with writing, the most significant byte will be transferred first from the drive to the user.

3.3 Recording Format

Data is written on the diskette using frequency modulation as the recording mode; i.e., each data bit recorded on the diskette has an associated clock bit recorded with it. This is referred to as FM. Data written on and read back from the diskette takes the form as shown in Figure 3-3. The binary data pattern shown represents a 101.




Figure 3 -3
DATA PATTERN

Figure 3 - 4 illustrates the relationship of the bits with a byte, and Figure 3 - 5 illustrates the relationship of the bytes for READ and WRITE data.




Figure 3 - 4
BITS WITHIN A BYTE




Figure 3 - 5
DATA BYTE RELATIONSHIPS

SECTION 4. MDC MEMORY ADDRESS PROGRAMMING

4.1 Introduction

The addresses associated with the memories on the MDC are programmed by a combination of a jumper wire plug and a 32 x 8 bit bipolar PROM. The jumper wires are used to program the address multiplexer for either 4K or 16K dynamic RAMs. The PROM is used to define which 4K page of memory will respond to a given memory address. This scheme allows a wide range of memory configurations to be implemented very easily.

As shown in Sheet 2 of the MDC logic diagram, inputs and outputs of the memory address PROM (A3) are defined as follows:

INPUTS	A0 = Address bit 12	
	A1 = Address bit 13	
	A2 = Address bit 14	
	A3 = Address bit 15	
	A4 = RFSH- (memory refresh signal from CPU)	
OUTPUTS	01 = Not used	05 = CAS-
	02 = Not used	06 = RAS0-
	03 = Not used	07 = RAS1-
	04 = Not used	08 = RAS2-

The PROM is enabled only when MREQ- is low to prevent output spiking. The PROM is programmed to output a zero on all RAS lines when RFSH- is low and to output a zero on CAS- and the appropriate RAS- line when address bits 12 through 15 are addressing a 4K memory block on the MDC.

4.2 Programming for 4K RAMs

Wiring for the 4K jumper plug is listed below:

FROM	J1-10	TO	J1-11, J1-12	(GND)
	J1-13		J1-15	(AB0)
	J1-14		J1-16	(AB6)

The following table shows the standard programming of A3 for use with 4K RAMs.

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F
10	FF	FF	CF	AF	6F	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF

This programming places the RAMs in the address space 2000H to 4FFFH.

4.3 Programming for 16K RAMs

Wiring for the 16K jumper plug is listed below:

FROM	J1-13	TO	J1-15	(AB0)
	J1-1		J1-14	(AB12)
	J1-11		J1-16	(AB6)
	J1-2		J1-12	(AB13)

The table below shows the standard programming of A3 for use with 16K RAMs.


	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F	1F
10	FF	CF	CF	CF	FF	FF	FF	FF	CF	AF	AF	AF	AF	6F	6F	6F

This programming places the MDC RAM in the memory spaces 1000 to 4000H and 8000H to FFFFH.

5.0 SCHEMATICS (MDC)


1000





CONFIDENTIAL
This document is the property of Zilog, Inc. and contains information which is confidential and proprietary to Zilog. No part of this document may be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, or by any information storage and retrieval system, without the prior written consent of Zilog, Inc.

REVISIONS		
LTR	DESCRIPTION	DATE




NOTES:
1. ALL DEVICES ARE WIRED TYPE TO A6.

ZILOG INC. 10460 BUBB ROAD, CUPERTINO, CALIFORNIA 95014	
SIGNATURE AND DATE DRAWN: J. M. L. S. 11-8-77 CHECKED: J. M. L. S. 12-16-77 APPROVED: J. M. L. S. 12-16-77	TITLE LOGIC DIAGRAM MDC 2
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ANGLES: 1/16 FRACTIONS: 1/16 3 PLACE DEC: 0.01 2 PLACE DEC: 0.02	
SIZE C	DRAWING NO. 22-0015-04
SCALE 1" = 1"	SHEET 3 OF 8




A DATA - D016
A CONTROL - D216
B DATA - D116
B CONTROL - D316

 ZILOG INC. 10460 BURB ROAD, CUPERTINO, CALIFORNIA 95014	
TITLE LOGIC DIAGRAM MDC 2	
SIZE C	DRAWING NO DZ - 0015 - 04
ISSUE A	
SCALE —	SHEET 6 OF 8



CONFIDENTIAL
This document is the property of Zilog, Inc. and contains information which is confidential and proprietary to Zilog. No part of this document may be reproduced or transmitted in any form or by any means electronic or mechanical, including photocopying and recording, or by any information storage or retrieval system, without the prior written consent of Zilog, Incorporated.

REVISE	DESCRIPTION	DATE	APPROVED
1			




ZILOG INC. 10400 BUBB ROAD, CUPERTINO, CALIFORNIA 95014		TITLE: LOGIC DIAGRAM PROJECT: MDC 2	
SIGNATURE AND DATE DRWN: DMILES DATE: 11/18/77 CHK: A. BROWN DATE: 12/16/77	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES ANGLES 2.1° FINISHES: 1/8" 3 PLACE DEC. 0.10 2 PLC DEC. 0.02		
SIZE: C DRAWING NO: PZ-0015-04 SCALE: 1" = 1"	ISSUE: B SHEET 8 OF 8	NEXT ASSY: USED ON APPLICATION FINISH: MAT'L	

5.0 SCHEMATICS (MDC/E)


REV	DESCRIPTION	DATE	APPROVED
1	ECN 00279	3/78	A


COMMENTS:
 1. UNLESS OTHERWISE SPECIFIED,
 RESISTORS ARE CARBON, 1/4W, 5%,
 CAPACITORS ARE IN MICROFARADS.




- NOTES:
1. UNLESS OTHER SPECIFIED:
RESISTORS ARE CARBON, 1/4W, 5%,
CAPACITORS ARE IN MICROFARADS.
 2. A10-A16, A15-A17, A40-A47 TO BE WIRED TYP TO A9.
 3. PIO PORTS
A DATA - D0₁₆
A CONTROL - D2₁₆
B DATA - D2₁₆
B CONTROL - D3₁₆
 4. DATA RATE - 511.3 KBS
DATA RATE - 158.7 KBS
DATA RATE - 110.3 KBS
FOR RATES OTHER THAN
158.7 KBS THE BC OF THE DATA
GENERATOR (SHITL) MUST BE CHANGED
 5. DISK DATA PORT - CF₁₆

ITEM	QTY	TYPE	DESCRIPTION	PARTS LIST	REV DES
1	1	IC1	Z80	Z80	1
2	1	IC2	74LS163	74LS163	1
3	1	IC3	74LS164	74LS164	1
4	1	IC4	74LS165	74LS165	1
5	1	IC5	74LS166	74LS166	1
6	1	IC6	74LS167	74LS167	1
7	1	IC7	74LS168	74LS168	1
8	1	IC8	74LS169	74LS169	1
9	1	IC9	74LS170	74LS170	1
10	1	IC10	74LS171	74LS171	1
11	1	IC11	74LS172	74LS172	1
12	1	IC12	74LS173	74LS173	1
13	1	IC13	74LS174	74LS174	1
14	1	IC14	74LS175	74LS175	1
15	1	IC15	74LS176	74LS176	1
16	1	IC16	74LS177	74LS177	1
17	1	IC17	74LS178	74LS178	1
18	1	IC18	74LS179	74LS179	1
19	1	IC19	74LS180	74LS180	1
20	1	IC20	74LS181	74LS181	1
21	1	IC21	74LS182	74LS182	1
22	1	IC22	74LS183	74LS183	1
23	1	IC23	74LS184	74LS184	1
24	1	IC24	74LS185	74LS185	1
25	1	IC25	74LS186	74LS186	1
26	1	IC26	74LS187	74LS187	1
27	1	IC27	74LS188	74LS188	1
28	1	IC28	74LS189	74LS189	1
29	1	IC29	74LS190	74LS190	1
30	1	IC30	74LS191	74LS191	1
31	1	IC31	74LS192	74LS192	1
32	1	IC32	74LS193	74LS193	1
33	1	IC33	74LS194	74LS194	1
34	1	IC34	74LS195	74LS195	1
35	1	IC35	74LS196	74LS196	1
36	1	IC36	74LS197	74LS197	1
37	1	IC37	74LS198	74LS198	1
38	1	IC38	74LS199	74LS199	1
39	1	IC39	74LS200	74LS200	1
40	1	IC40	74LS201	74LS201	1
41	1	IC41	74LS202	74LS202	1
42	1	IC42	74LS203	74LS203	1
43	1	IC43	74LS204	74LS204	1
44	1	IC44	74LS205	74LS205	1
45	1	IC45	74LS206	74LS206	1
46	1	IC46	74LS207	74LS207	1
47	1	IC47	74LS208	74LS208	1
48	1	IC48	74LS209	74LS209	1
49	1	IC49	74LS210	74LS210	1
50	1	IC50	74LS211	74LS211	1
51	1	IC51	74LS212	74LS212	1
52	1	IC52	74LS213	74LS213	1
53	1	IC53	74LS214	74LS214	1
54	1	IC54	74LS215	74LS215	1
55	1	IC55	74LS216	74LS216	1
56	1	IC56	74LS217	74LS217	1
57	1	IC57	74LS218	74LS218	1
58	1	IC58	74LS219	74LS219	1
59	1	IC59	74LS220	74LS220	1
60	1	IC60	74LS221	74LS221	1
61	1	IC61	74LS222	74LS222	1
62	1	IC62	74LS223	74LS223	1
63	1	IC63	74LS224	74LS224	1
64	1	IC64	74LS225	74LS225	1
65	1	IC65	74LS226	74LS226	1
66	1	IC66	74LS227	74LS227	1
67	1	IC67	74LS228	74LS228	1
68	1	IC68	74LS229	74LS229	1
69	1	IC69	74LS230	74LS230	1
70	1	IC70	74LS231	74LS231	1
71	1	IC71	74LS232	74LS232	1
72	1	IC72	74LS233	74LS233	1
73	1	IC73	74LS234	74LS234	1
74	1	IC74	74LS235	74LS235	1
75	1	IC75	74LS236	74LS236	1
76	1	IC76	74LS237	74LS237	1
77	1	IC77	74LS238	74LS238	1
78	1	IC78	74LS239	74LS239	1
79	1	IC79	74LS240	74LS240	1
80	1	IC80	74LS241	74LS241	1
81	1	IC81	74LS242	74LS242	1
82	1	IC82	74LS243	74LS243	1
83	1	IC83	74LS244	74LS244	1
84	1	IC84	74LS245	74LS245	1
85	1	IC85	74LS246	74LS246	1
86	1	IC86	74LS247	74LS247	1
87	1	IC87	74LS248	74LS248	1
88	1	IC88	74LS249	74LS249	1
89	1	IC89	74LS250	74LS250	1
90	1	IC90	74LS251	74LS251	1
91	1	IC91	74LS252	74LS252	1
92	1	IC92	74LS253	74LS253	1
93	1	IC93	74LS254	74LS254	1
94	1	IC94	74LS255	74LS255	1
95	1	IC95	74LS256	74LS256	1
96	1	IC96	74LS257	74LS257	1
97	1	IC97	74LS258	74LS258	1
98	1	IC98	74LS259	74LS259	1
99	1	IC99	74LS260	74LS260	1
100	1	IC100	74LS261	74LS261	1





REVISIONS		DATE		APPROVED	
REV	DESCRIPTION	DATE			
1					



PARTS LIST		DESCRIPTION		REV DES	
ITEM	QTY	TYPE	DESCRIPTION	REV	DES
1	1	IC	74LS161		
2	1	IC	74LS161		
3	1	IC	74LS161		
4	1	IC	74LS125		
5	1	IC	74LS123		
6	1	IC	74LS161		
7	1	IC	74LS161		
8	1	IC	74LS161		
9	1	IC	74LS161		
10	1	IC	74LS161		
11	1	IC	74LS161		
12	1	IC	74LS161		
13	1	IC	74LS161		
14	1	IC	74LS161		
15	1	IC	74LS161		
16	1	IC	74LS161		
17	1	IC	74LS161		
18	1	IC	74LS161		
19	1	IC	74LS161		
20	1	IC	74LS161		
21	1	IC	74LS161		
22	1	IC	74LS161		
23	1	IC	74LS161		
24	1	IC	74LS161		
25	1	IC	74LS161		
26	1	IC	74LS161		
27	1	IC	74LS161		
28	1	IC	74LS161		
29	1	IC	74LS161		
30	1	IC	74LS161		
31	1	IC	74LS161		
32	1	IC	74LS161		
33	1	IC	74LS161		
34	1	IC	74LS161		
35	1	IC	74LS161		
36	1	IC	74LS161		
37	1	IC	74LS161		
38	1	IC	74LS161		
39	1	IC	74LS161		
40	1	IC	74LS161		
41	1	IC	74LS161		
42	1	IC	74LS161		
43	1	IC	74LS161		
44	1	IC	74LS161		
45	1	IC	74LS161		
46	1	IC	74LS161		
47	1	IC	74LS161		
48	1	IC	74LS161		
49	1	IC	74LS161		
50	1	IC	74LS161		
51	1	IC	74LS161		
52	1	IC	74LS161		
53	1	IC	74LS161		
54	1	IC	74LS161		
55	1	IC	74LS161		
56	1	IC	74LS161		
57	1	IC	74LS161		
58	1	IC	74LS161		
59	1	IC	74LS161		
60	1	IC	74LS161		
61	1	IC	74LS161		
62	1	IC	74LS161		
63	1	IC	74LS161		
64	1	IC	74LS161		
65	1	IC	74LS161		
66	1	IC	74LS161		
67	1	IC	74LS161		
68	1	IC	74LS161		
69	1	IC	74LS161		
70	1	IC	74LS161		
71	1	IC	74LS161		
72	1	IC	74LS161		
73	1	IC	74LS161		
74	1	IC	74LS161		
75	1	IC	74LS161		
76	1	IC	74LS161		
77	1	IC	74LS161		
78	1	IC	74LS161		
79	1	IC	74LS161		
80	1	IC	74LS161		
81	1	IC	74LS161		
82	1	IC	74LS161		
83	1	IC	74LS161		
84	1	IC	74LS161		
85	1	IC	74LS161		
86	1	IC	74LS161		
87	1	IC	74LS161		
88	1	IC	74LS161		
89	1	IC	74LS161		
90	1	IC	74LS161		
91	1	IC	74LS161		
92	1	IC	74LS161		
93	1	IC	74LS161		
94	1	IC	74LS161		
95	1	IC	74LS161		
96	1	IC	74LS161		
97	1	IC	74LS161		
98	1	IC	74LS161		
99	1	IC	74LS161		
100	1	IC	74LS161		

REVISIONS		DATE		APPROVED	
REV	DESCRIPTION	DATE			
1					

<u>MDC</u> <u>PIN #</u>	<u>SIGNAL NAME</u>	<u>FUNCTION</u>
1	+5V	VCC SUPPLY
2	+5V	
3	+5V	
4	IORQ-	
5	DB5	
6	.	
7	DR7-.(RADIAL SELECT 7-)	
8	DB3	
9	STEP-	
10	SELECT.3-.(BINARY SELECT : ENABLE-)	
11	WRITE.GATE-	
12	DB6	
13	DB0	
14	DR6-.(RADIAL SELECT 6-)	
15	DR5-.(RADIAL SELECT 5-)	
16	.	
17	DISK.(C/T.0)	COMPOSITE SECTOR AND INDEX MARKS
18	DR0-.(RADIAL SELECT 0-)	SYSTEM DISK RADIAL SELECT LINE
19	INDEX00-	SIGNAL TO MCB CTC FOR SECTOR TIMING
20	.	
21	.	
22	.	
23	WR-	
24	.	
25	.	
26	AB7	
27	AB8	
28	.	
29	AB5	
30	AB6	
31	.	
32	AB15	
33	READY-	INDICATES INDEX MARKS & DOOR SHUT GND LINE ON DISK PULLS THIS LOW
34	DRIVE.PRESENT-	
35	RFSH-	
36	AB13	
37	AB11	
38	.	
39	.	
40	.	
41	.	
42	.	
43	.	
44	.	
45	.	
46	.	

47	.	
48	.	
49	.	
50	.	
51	.	
52	.	
53	.	
54	.	
55	.	
56	.	
57	.	
58	.	
59	+5V	VCC SUPPLY
60	+5V	
61	+5V	
62	GND	
63	GND	
64	GND	
65	.	
66	RAW.READ.DATA-	UNPROCESSED DATA FROM DISK
67	TRACK.0-	INDICATES HEAD AT OUTERMOST TRACK
68	DB4	
69	SPARE.OUT-	UNUSED PIO OUTPUT
70	DIRECTION-	HIGH=OUT
71	DB2	
72	VIDEO.DISABLE-	DISABLES VIDEO DURING DISK ACCESS
73	DB7	
74	DR3-.(RADIAL SELECT 3-)	
75	DB1	
76	DR2-.(RADIAL SELECT 2-)	USER DISK RADIAL SELECT LINE
77	ENCODED.WRITE.DATA-	FM ENCODED DATA TO DISK
78	DR1-.(RADIAL SELECT 1-)	
79	INT-	OPEN DRAIN SYSTEM INTERRUPT LINE
80	SELECT.1-.(BINARY SELECT 1-)	
81	DR4-.(RADIAL SELECT 4-)	
82	SELECT.0-.(BINARY SELECT 0-)	
83	ROM.SELECT-.(OUT)	MCB OUTPUT TO DISABLE MDC MEMORY
84	.	
85	MRQ-	
86	SELECT.2-.(BINARY SELECT 2-)	
87	.	
88	.	
89	AB9	
90	.	
91	AB10	
92	.	
93	8.PHI-	8X SYSTEM CLOCK FOR DISK TIMING
94	AB14	

95	SG3-	SUBGROUP 3 FOR DISK SYNCHRONIZATION
96	WRITE.PROTECT-	INDICATES WRITE PROTECT TAB IS MISSING
97	AB12	
98	AB4	
99	PHI-	SYSTEM CLOCK
100	AB3	
101	AB2	
102	AB1	
103	AB0	
104	.	
105	.	
106	.	
107	GP3-	GROUP 3 FOR DISK SYNCHRONIZATION
108	GP4-	MDC PIO GROUP DECODE
109	.	
110	.	
111	IEO.MDC.PIO	DAISY CHAIN OUTPUT FROM MDC PIO
112	.	
113	.	
114	IEI.MDC.PIO	DAISY CHAIN INPUT TO MDC PIO
115	M1-	
116	RD-	
117	.	
118	.	
119	WAIT-	
120	GND	
121	GND	
122	GND	

<u>MDC/E</u> <u>PIN #</u>	<u>SIGNAL NAME</u>	<u>FUNCTION</u>
P1A1	+5V	VCC SUPPLY
P1A1	+5V	
P1A1	+5V	
P1C4	IORQ-	
P1A12	DB5	
P2A9	DR7-.(RADIAL SELECT 7-)	
P1A13	DB3	
P2C3	STEP-	
P2C12	SELECT.3-.(BINARY SELECT : ENABLE-)	
P2A3	WRITE.GATE-	
P1C26	DB6	
P1C28	DB0	
P2C9	DR6-.(RADIAL SELECT 6-)	
P2C10	DR5-.(RADIAL SELECT 5-)	
P2A2	DISK.(C/T.0)	COMPOSITE SECTOR AND INDEX MARKS
P2C15	DR0-.(RADIAL SELECT 0-)	SYSTEM DISK RADIAL SELECT LINE
P2A4	INDEX00-	SIGNAL TO MCB CTC FOR SECTOR TIMING
P1A4	WR-	
P1A27	AB7	
P1C25	AB8	
P1A28	AB5	
P1C27	AB6	
P1A19	AB15	
P2C6	READY-	INDICATES INDEX MARKS & DOOR SHUT
P2A7	DRIVE.PRESENT-	GND LINE ON DISK PULLS THIS LOW
P1A22	RFSH-	
P1C19	AB13	
P1A20	AB11	
P1C1	+5V	VCC SUPPLY
P1C1	+5V	
P1C1	+5V	
P1A32	GND	
P1A32	GND	
P1C32	GND	
P2C24	RAW.READ.DATA-	UNPROCESSED DATA FROM DISK
P2C5	TRACK.0-	INDICATES HEAD AT OUTERMOST TRACK
P1C11	DB4	
P2C7	SPARE.OUT-	UNUSED PIO OUTPUT
P2C2	DIRECTION-	HIGH=OUT
P1C13	DB2	
P2C22	VIDEO.DISABLE-	DISABLES VIDEO DURING DISK ACCESS
P1A26	DB7	
P2C13	DR3-.(RADIAL SELECT 3-)	
P1A29	DB1	
P2A13	DR2-.(RADIAL SELECT 2-)	USER DISK RADIAL SELECT LINE
P2A8	ENCODED.WRITE.DATA-	FM ENCODED DATA TO DISK

P2C14	DR1-.(RADIAL SELECT 1-)	
P1C9	INT-	OPEN DRAIN SYSTEM INTERRUPT LINE
P2A5	SELECT.1-.(BINARY SELECT 1-)	
P2A10	DR4-.(RADIAL SELECT 4-)	
P2C11	SELECT.0-.(BINARY SELECT 0-)	
P1A18	MRQ-	
P2A12	SELECT.2-.(BINARY SELECT 2-)	
P1A25	AB9	
P1C20	AB10	
P1A30	8.PHI-	8X SYSTEM CLOCK FOR DISK TIMING
P1C18	AB14	
P2C23	SG3-	SUBGROUP 3 FOR DISK SYNCHRONIZATION
P2C4	WRITE.PROTECT-	INDICATES WRITE PROTECT TAB IS MISSING
P1C16	AB12	
P1C24	AB4	
P1C10	PHI-	SYSTEM CLOCK
P1C23	AB3	
P1C17	AB2	
P1C14	AB1	
P1A17	AB0	
P2C26	GP3-	GROUP 3 FOR DISK SYNCHRONIZATION
P2A25	GP4-	MDC PIO GROUP DECODE
P2A6	IEO.MDC.PIO	DAISY CHAIN OUTPUT FROM MDC PIO
P2A5	IEI.MDC.PIO	DAISY CHAIN INPUT TO MDC PIO
P1C15	M1-	
P1A5	RD-	
P1A9	WAIT-	
P2A1	GND	
P2A1	GND	
P2C1	GND	

Zilog

10340 Bubb Road
Cupertino, California 95014
Telephone (408) 446-4666
TWX 910-338-7621

