

SYSTEM INFORMATION

TABLE CONTENTS

HARDWARE:		HW
KITS PC-UNIT PERIPHERALS		1 2 3

SOFTWARE:	SW
APPLICATION	1
GRAPHIC	2
PRINTER APPLICATION	, 3
PATCHES	4
INSTALLS	5
OTHER	6

COMMUNICATION		COM
APPLICATION		1
PATCHES		2
INSTALL		3
OTHER		4

Software Printer Application EXAMPLE: SW3

Third	Party	Support	Canter
-------	-------	---------	--------

Engineering & Manufacturing

NCP GmbH · TSC Phone 821/4051
Ulmer Straße 160 · D-8900 Augsburg Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty. Date

Chapter

Page



SYSTEM INFORMATION

HARDWARE

- HW1-1. PROGRAMMABLE COMMUNICATIONS INTERFACE 2651
- HW1-2. INTERRUPT FOR Z80 K211
- HW1-3. OVERVIEW OF PERIPHERAL KITS
- HW1-4. K801 RS 232 SWITCHABLE
- HW1-5. K803 REAL TIME CLOCK
- HW1-6. K804 IEEE488 (IEC) BUS INTERFACE
- HW1-7. K806 MOUSE INTERFACE
- HW1-8. K215 BUFFERED SYNC/ASYNC INTERFACE
- HW1-9. K216 SCC COMMUNICATION INTERFACE
- HW1-10. K233 SHARED RAM
- HW1-11. K234 68008 PROCESSOR BOARD
- HW1-12. K600 OMNINET ADAPTER
- HW1-13. K231 EXTERNAL 16-BIT PROCESSOR
- HW1-14. K223 DLC INHOUSE INTERFACE
- HW2-1. INTERFACE SELECTION
- HW2-2. KEYBOARD INTERFACE AND KEYBOARD
- HW2-3. 16-BIT PROCESSOR WITH P I C.
- HW3-1. C3282 FIX DISK

Third Party Support Center

HCR GmbH - TSC -Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing Phone 821/4051

Telex 53749 - Telefax 8211405462 For Information only without Guaranty. Cate

Chapter

Page



SYSTEM INFORMATION

In the K212 Serial Printer Interface and the K211 Communication Interface we use the Programmable Communication Interface Chip 2651 (NCR Part No. 006-1042033).

Programming lock at following pages.

PROGRAMMABLE COMMUNICATIONS INTERFACE (PCI)

2651

2651-1

DESCRIPTION

The Signetics 2651 PCI is a universal synchronous/asychronous data communications controller chip designed for microcomputer systems. It interfaces directly to the Signetics 2650 microprocessor and may be used in a polled or interrupt driven system environment. The 2651 accepts programmed instructions from the microprocessor and supports many serial data communication disciplines, synchronous and asynchronous, in the full or half-duplex

The PCI serializes parallel data characters received from the microprocessor for transmission. Simultaneously, it can receive serial data and convert it into parallel data characters for input to the microcomputer.

The 2651 contains a baud rate generator which can be programmed to either accept an external clock or to generate internal transmit or receive clocks. Sixteen different baud rates can be selected under program control when operating in the internal clock mode.

The PCI is constructed using Signetics nchannel silicon gate depletion load technology and is packaged in a 28-pin DIP.

FEATURES

- Synchronous operation 5 to 8-bit characters Single or double SYN operation Internal character synchronization Transparent or non-transparent mode **Automatic SYN or DLE-SYN insertion** SYN or DLE stripping Odd, even, or no parity Local or remote maintenance loop back mode Baud rate: dc to 0.8M baud (1X clock)
- **Asynchronous operation** 5 to 8-bit characters 1, 1 1/2 or 2 stop bits Odd, even, or no parity Parity, overrun and framing error detection Line break detection and generation Faise start bit detection Automatic serial echo mode Local or remote maintenance loop back mode Baud rate: dc to 0.8M baud (1X clock) dc to 50k baud (16X clock)

dc to 12.5k baud (64X clock)


OTHER FEATURES

- internal or external baud rate clock
- 16 internal rates-50 to 19,200 baud
- Double buffered transmitter and receiver
- Full or half duplex operation
- TTL compatible inputs and outputs
- Single 5V power supply
- No system clock required
- 28-pin dual in-line package

APPLICATIONS

- Intelligent terminals
- **Network processors**
- Front end processors
- Remote data concentrators
- Computer to computer links
- Serial peripherals

PIN CONFIGURATION



PIN DESIGNATION

PIN NO.	SYMBOL	NAME AND FUNCTION	TYPE
27,28,1,2, 5-8	D ₀ -D ₇	8-bit data bus	1/0
21	RESET	Reset	1
12,10	A0-A1	Internal register select lines	1
13	R/W	Read or write command	- 1
11	CE	Chip enable input	1
22	DSR	Data set ready	- 1
24	DTR	Data terminal ready	0
23	RTS	Request to send	0
17	CTS	Clear to send	1
16	DCD	Data carrier detected	1
18	TXEMT/DSCHG	Transmitter empty or data set change	. 0
9	TxC	Transmitter clock	1/0
25	RxC	Receiver clock	1/0
19	TxD	Transmitter data	0
3	RxD	Receiver data	ī
15	TXRDY	Transmitter ready	o
14	RxRDY	Receiver ready	õ
20	BRCLK	Baud rate generator clock	ĭ
26	Vcc	+5V supply	i
4	GND	Ground	i

Third Party Support Center		Date	Chapter	Page
NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering&Manufacturing	Phone 821/4051 Telex 5 3 749 - Telefax 8211405462 For Information only without Guaranty.	11. 5. 84	HW1	1.1




SYSTEM INFORMATION



PROGRAMMABLE COMMUNICATIONS INTERFACE (PCI)

2651

BLOCK DIAGRAM



BLOCK DIAGRAM

The PCI consists of six major sections. These are the transmitter, receiver, timing, operation control, modem control and SYN/DLE control. These sections communicate with each other via an internal data bus and an internal control bus. The internal data bus interfaces to the microprocessor data bus via a data bus buffer.

Operation Control

This functional block stores configuration and operation commands from the CPU and generates appropriate signals to various internal sections to control the overall device operation. It contains read and write circuits to permit communications with the microprocessor via the data bus and contains Mode Registers 1 and 2, the Command Register, and the Status Register. Details of register addressing and protocol are presented in the PCI Programming section of this data sheet.

Timino

The PCI contains a Baud Rate Generator (BRG) which is programmable to accept external transmit or receive clocks or to divide an external clock to perform data communications. The unit can generate 16 commonly used baud rates, any one of which can be selected for full duplex operation. See Table 1

Receiver

The Receiver accepts serial data on the RxD pin, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU.

Transmitter

The Transmitter accepts parallel data from the CPU, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin.

Modem Control

The modem control section provides interfacing for three input signals and three output signals used for "handshaking" and status indication between the CPU and a modem.

SYN/DLE Control

This section contains control circuitry and three 8-bit registers storing the SYN1, SYN2, and DLE characters provided by the CPU. These registers are used in the synchronous mode of operation to provide the characters required for synchronization, idle fill and data transparency.

INTERFACE SIGNALS

The PCI interface signals can be grouped into two types: the CPU-related signals (shown in Table 2), which interface the 2651 to the microprocessor system, and the device-related signals (shown in Table 3), which are used to interface to the communications device or system.

-	Third Party Support Center	2	Date		Chapter	Page
1.0 0017 4 0000	NCR GmbH - TSC	Phone 821/4051				
	Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing	Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty.		11.5.84	HW1	1.2



SYSTEM INFORMATION

OPERATION

The functional operation of the 2651 is programmed by a set of control words supplied by the CPU. These control words specify items such as synchronous or asynchronous mode, baud rate, number of bits per character, etc. The programming procedure is described in the PCI Programming section of this data sheet.

After programming, the PCI is ready to perform the desired communications functions. The receiver performs serial to parallel conversion of data received from a modem or equivalent device. The transmitter converts parallel data received from the CPU to a serial bit stream. These actions are accomplished within the framework specified by the control words.

Receiver

The 2651 is conditioned to receive data when the DCD input is low and the RxEN bit in the command register is true. In the asynchronous mode, the receiver looks for a high to low transition of the start bit on the RxD input line. If a transition is detected, the state of the RxD line is sampled again after a delay of one-half of a bit time. If RxD is now high, the search for a valid start bit is begun again. If RxD is still low, a valid start bit is assumed and the receiver continues to sample the input line at one bit time intervals

until the proper number of data bits, the parity bit, and the stop bit(s) have been assembled. The data is then transferred to the Receive Data Holding Register, the RxRDY bit in the status register is set, and the RXRDY output is asserted. If the character length is less than 8 bits, the high order unused bits in the Holding Register are set to zero. The Parity Error, Framing Error, and Overrun Error status bits are set if required. If a break condition is detected (RxD is low for the entire character as well as the stop bit (s.). only one character consisting of all zeros (with the FE status bit set) will be transferred to the Holding Register. The RxD input must return to a high condition before a search for the next start bit begins.

When the PCI is initialized into the synchronous mode, the receiver first enters the hunt mode. In this mode, as data is shifted into the Receiver Shift Register a bit at a time, the contents of the register are compared to the contents of the SYN1 register. If the two are not equal, the next bit is shifted in and the comparison is repeated. When the two registers match, the hunt mode is terminated and character assembly mode begins. If single SYN operation is programmed, the SYN operation is programmed, the first character assembled after SYN1 must be SYN2 in order for the SYN DETECT bit to be set.

Otherwise, the PCI returns to the hunt mode. (Note that the sequence SYN1-SYN1-SYN2 will not achieve synchronization). When synchronization has been achieved, the PCI continues to assemble characters and transfer them to the Holding Register, setting the RxRDY status bit and asserting the RxRDY output each time a character is transferred. The PE and OE status bits are set as appropriate. Further receipt of the appropriate SYN sequence sets the SYN DE-TECT status bit. If the SYN stripping mode is commanded, SYN characters are not transferred to the Holding Register. Note that the SYN characters used to establish initial synchronization are not transferred to the Holding Register in any case.

PCI PROGRAMMING

Prior to initiating data communications, the 2651 operational mode must be programmed by performing write operations to the mode and command registers. In addition, if synchronous operation is programmed, the appropriate SYN/DLE registers must be loaded. The PCI can be reconfigured at any time during program execution. However, the receiver and transmitter should be disabled if the change has an effect on the reception or transmission of a character. A flowchart of the initialization process appears in Figure 1.

The internal registers of the PCI are accessed by applying specific signals to the $\overline{\text{CE}}$, $\overline{\text{R}}/\text{W}$, A_1 and A_0 inputs. The conditions necessary to address each register are shown in Table 4.

The SYN1, SYN2, and DLE registers are accessed by performing write operations with the conditions $A_1 = 0$, $A_0 = 1$, and $\overline{R}/W =$ 1. The first operation loads the SYN1 register. The next loads the SYN2 register, and the third loads the DLE register. Reading or loading the mode registers is done in a similar manner. The first write (or read) operation addresses Mode Register 1, and a subsequent operation addresses Mode Register 2. If more than the required number of accesses are made, the internal sequencer recycles to point at the first register. The pointers are reset to SYN1 Register and Mode Register 1 by a RESET input or by performing a "Read Command Register" operation, but are unaffected by any other read or write operation.

The 2651 register formats are summarized in Tables 5, 6, 7 and 8. Mode Registers 1 and 2 define the general operational characteristics of the PCI, while the Command Register controls the operation within this basic frame-work. The PCI indicates its status in the Status Register. These registers are cleared when a RESET input is applied.

Transmitter

The PCI is conditioned to transmit data when the CTS input is low and the TxEN command register bit is set. The 2651 indicates to the CPU that it can accept a character for transmission by setting the TxRDY status bit and asserting the TxRDY output. When the CPU writes a character into the Transmit Data Holding Register, these conditions are negated. Data is transferred from the Holding Register to the Transmit Shift Register when it is idle or has completed transmission of the previous character. The TxRDI conditions are then asserted again. Thus, one full character time of buffering is provided.

In the asynchronous mode, the transmitter automatically sends a start bit followed by the programmed number of data bits, the least significant bit being sent first. It then appends an optional odd or even parity bit and the programmed number of stop bits. If, following transmission of the stop bits, a new character is not available in the Transmit Holding Register, the TxD output remains in the marking (high) condition and the TxEMT/DSCHG output and its corresponding status bit are asserted. Transmission resumes when the CPU loads a new character into the Holding Register. The transmitter can be forced to output a continuous low (BREAK) condition by setting the Send Break command bit high.

In the synchronous mode, when the 2651 is initially conditioned to transmit, the TxD output remains high and the TxRDY condition is asserted until the first character to be transmitted (usually a SYN character) is loaded by the CPU. Subsequent to this, a continuous stream of characters is transmitted. No extra bits (other than parity, if commanded) are generated by the PCI unless the CPU fails to send a new character to the PCI by the time the transmitter has completed sending the previous character. Since synchronous communications does not allow gaps between characters, the PCI asserts TxEMT and automatically "fills" the gap by transmitting SYN1s, SYN1-SYN2 doublets, or DLE-SYN1 doublets, depending on the command mode. Normal transmission of the message resumes when a new character is available in the Transmit Data Holding Register. If the SEND DLE bit in the command register is true, the DLE character is automatically transmitted prior to transmission of the message character.

Third Party Support Center

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty. Date

Chapter

Page

11.5.84

HW1



SYSTEM INFORMATION

Command Register (CR)

Table 7 illustrates Command Register. Bits CR0 (TxEN) and CR2 (RxEN) enable or disable the transmitter and receiver respectively. If the transmitter is disabled, it will complete the transmission of the character in the Transmit Shift Register (if any) prior to terminating operation. The TxD output will then remain in the marking state (high). If the receiver is disabled, it will terminate operation immediately. Any character being assembled will be neglected.

Bits CR1 (DTR) and CR5 (RTS) control the DTR and RTS outputs. Data at the outputs is the logical complement of the register data.

In asynchronous mode, setting CR3 will force and hold the TxD output low (spacing condition) at the end of the current transmitted character. Normal operation resumes when CR3 is cleared. The TxD line will go high for a least one bit time before beginning transmission of the next character in the Transmit Data Holding Register. In synchronous mode, setting CR3 causes the transmission of the DLE register contents prior to sending the character in the Transmit Data Holding Register. CR3 should be reset in response to the next TxRDY.

Setting CR4 causes the error flags in the Status Register (SR3, SR4, and SR5) to be cleared. This bit resets automatically.

The PCI can operate in one of four submodes within each major mode (synchronous or asynchronous). The operational sub-mode is determined by CR7 and CR6. CR7-CR6 = 00 is the normal mode, with the transmitter and receiver operating independently in accordance with the Mode and Status Register instructions.

In asynchronous mode, CR7-CR6 = 01 places the PCI in the Automatic Echo mode. Clocked, regenerated received data is automatically directed to the TxD line while normal receiver operation continues. The receiver must be enabled (CR2 = 1), but the transmitter need not be enabled. CPU to receiver communications continues normally, but the CPU to transmitter link is disabled. Only the first character of a break condition is echoed. The TxD output will go high until the next valid start is detected. The following conditions are true while in Automatic Echo mode:

- 1. Data assembled by the receiver is automatically placed in the Transmit Holding Register and retransmitted by the transmitter on the TxD output.
- 2. Transmit clock = receive clock.
- 3. TxRDY output = 1.
 4. The TxEMT/DSCHG pin will reflect only the data set change condition.
- 5. The TxEN command (CR0) is ignored.

Mode Register 1 (MR1)

Table 5 illustrates Mode Register 1. Bits MR11 and MR10 select the communication format and baud rate multiplier. 00 specifies synchronous mode and 1X multiplier, 1X. 16X, and 64X multipliers are programmable for asynchronous format. However, the multiplier in asynchronous format applies only if the external clock input option is selected by MR24 or MR25.

MR13 and MR12 select a character length of 5, 6, 7, or 8 bits. The character length does not include the parity bit, if programmed, and does not include the start and stop bits in asynchronous mode.

MR14 controls parity generation. If enabled, a parity bit is added to the transmitted character and the receiver performs a parity check on incoming data. MR15 selects odd or even parity when parity is enabled by

In asychronous mode, MR17 and MR16 select character framing of 1, 1.5, or 2 stop bits. (If 1X baud rate is programmed, 1.5 stop bits defaults to 1 stop bits on transmit). In synchronous mode, MR17 controls the number of SYN characters used to establish

synchronization and for character fill when the transmitter is idle. SYN1 alone is used if MR17 = 1, and SYN1-SYN2 is used when MR17 = 0. If the transparent mode is specified by MR16, DLE-SYN1 is used for character fill, but the normal synchronization sequence is used.

Mode Register 2 (MR2)

Table 6 illustrates Mode Register 2. MR23, MR22, MR21, and MR20 control the frequency of the internal baud rate generator (BRG). Sixteen rates are selectable. When driven by a 5.0688 MHz input at the BRCLK input (pin 20), the BRG output has zero error except at 134.5, 2000, and 19,200 baud. which have errors of +0.016%, +0.235%, and +3.125% respectively.

MR25 and MR24 select either the BRG or the external inputs TxC and RxC as the clock source for the transmitter and receiver. respectively. If the BRG clock is selected, the baud rate factor in asynchronous mode is 16X regardless of the factor selected by MR11 and MR10. In addition, the corresponding clock pin provides an output at 1X the baud rate.



SYSTEM INFORMATION

In synchronous mode, CR7-CR6 = 01 places the PCI in the Automatic SYN/DLE Stripping mode. The exact action taken depends on the setting of bits MR17 and MR16:

- In the non-transparent, single SYN mode (MR17-MR16 = 10), characters in the data stream matching SYN1 are not transferred to the Receive Data Holding Register (RHR).
- In the non-transparent, double SYN mode (MR17-MR16 = 00), characters in the data stream matching SYN1, or SYN2 if immediately preceded by SYN1, are not transferred to the RHR. However, only the first SYN1 of an SYN1-SYN1 pair is stripped.
- In transparent mode (MR16 =1), characters in the data stream matching DLE, or SYN1 if immediately preceded by DLE, are not transferred to the RHR. However, only the first DLE of a DLE-DLE pair is stripped.

Note that Automatic Stripping mode does not affect the setting of the DLE Detect and SYN Detect status bits (SR3 and SR5).

Two diagnostic sub-modes can also be configured. In Local Loop Back mode (CR7-CR6 = 10), the following loops are connected internally:

- The transmitter output is connected to the receiver input.
- 2. DTR is connected to DCD and RTS is connected to CTS.
- 3. Receive clock = transmit clock.
- 4. The DTR, RTS and TxD outputs are held high.
- The CTS, DCD, DSR and RxD inputs are ignored.

Additional requirements to operate in the Local Loop Back mode are that CR0 (TxEN), CR1 (DTR), and CR5 (RTS) must be set to 1. CR2 (RxEN) is ignored by the PCI.

The second diagnostic mode is the Remote Loop Back mode (CR7-CR6 = 11). In this mode:

- Data assembled by the receiver is automatically placed in the Transmit Holding Register and retransmitted by the transmitter on the TxD output.
- 2. Transmit clock = receive clock.
- No data is sent to the local CPU, but the error status conditions (PE, OE, FE) are set.
 The RXRDY, TXRDY, and TXEMT/DSCHG out-
- The RXRDY, TXRDY, and TXEMT/DSCHG outputs are held high.
- 5. CR1 (TxEN) is ignored.
- 6. All other signals operate normally.

Status Register

The data contained in the Status Register (as shown in Table 8) indicate receiver and transmitter conditions and modem/data set status.

SR0 is the Transmitter Ready (TxRDY) status bit. It, and its corresponding output, are valid only when the transmitter is enabled. If equal to 0, it indicates that the Transmit Data Holding Register has been loaded by the CPU and the data has not been transferred to the Transmit Shift Register. If set equal to 1, it indicates that the Holding Register is ready to accept data from the CPU. This bit is initially set when the Transmitter is enabled by CRO, unless a character has previously been loaded into the Holding Register. It is not set when the Automatic Echo or Remote Loop Back modes are programmed. When this bit is set, the TxRDY output pin is low. In the Automatic Echo and Remote Loop Back modes, the output is held high.

SR1, the Receiver Ready (RxRDY) status bit, indicates the condition of the Receive Data Holding Register. If set, it indicates that a character has been loaded into the Holding Register from the Receive Shift Register and is ready to be read by the CPU. If equal to zero, there is no new character in the Holding Register. This bit is cleared when the CPU reads the Receive Data Holding Register or when the receiver is disabled by CR2. When set, the RxRDY output is low.

The TxEMT/DSCHG bit, SR2, when set, indicates either a change of state of the DSR or DCD inputs or that the Transmit Shift Register has completed transmission of a character and no new character has been loaded into the Transmit Data Holding Register. Note that in synchronous mode this bit will be set even though the appropriate "fill" character is transmitted. It is cleared when the transmitter is enabled by CR0 and does not indicate transmitter condition until at

least one character is transmitted. It is also cleared when the Status Register is read by the CPU. When SR2 is set, the TxEMT/-DSCHG output is low.

SR3, when set, indicates a received parity error when parity is enabled by MR14. In synchronous transparent mode (MR16 = 1), with parity disabled, it indicates that a character matching the DLE Register has been received. However, only the first DLE of two successive DLEs will set SR3. This bit is cleared when the receiver is disabled and by the Reset Error command, CR4.

The Overrun Error status bit, SR4, indicates that the previous character loaded into the Receive Holding Register was not read by the CPU at the time a new received character was transferred into it. This bit is cleared when the receiver is disabled and by the Reset Error command, CR4.

In asynchronous mode, bit SR5 signifies that the received character was not framed by the programmed number of stop bits. (If 1.5 stop bits are programmed, only the first stop bit is checked.) In synchronous nontransparent mode (MR16 = 0), it indicates receipt of the SYN1 character is single SYN mode or the SYN1-SYN2 pair in double SYN mode. In synchronous transparent mode (MR16 = 1), this bit is set upon detection of the initial synchronizing characters (SYN1 or SYN1-SYN2) and, after synchronization has been achieved, when a DLE-SYN1 pair is received. The bit is reset when the receiver is disabled, when the Reset Error command is given in asynchronous mode, and when the Status Register is read by the CPU in the synchronous mode.

SR6 and SR7 reflect the conditions of the DCD and DSR inputs respectively. A low input sets its corresponding status bit and a high input clears it.

		_	_
Third	Party	Support	Canter

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty. Date

11.5.84


Chapter

Page

HW 1



SYSTEM INFORMATION



Third Party Support Canter	
NCR GmbH - TSC	P
Ulmer Straße 160 - D-8900 Augsburg.	Τe


Engineering & Manufacturing


Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty Chapter Page
11.5.84 HW1 1.6



SYSTEM INFORMATION

TIMING DIAGRAMS (Cont'd)









NCR DECISION MATE V SYSTEM INFORMATION

TIMING DIAGRAMS







SYSTEM INFORMATION

MODE REGISTER 1 (MR1)

MR17	MR16 .	MR15	MR14	MR13	MR12	MR11	MR10
		Parity Type	Parity Control	Characte	er Length	Mode and Ba	ud Rate Factor
ASYNCH: STOP II 00 = INVALID 01 = 1 STOP BIT 10 = 11/2 STOP B 11 = 2 STOP BITS	IITS	0 = ODD 1 = EVEN	0 = DISABLED 1 = ENABLED	01 = 6 10 = 7	5 BITS 5 BITS 7 BITS 8 BITS	10 = ASYNCHRO	NOUS 1X RATE ONOUS 1X RATE ONOUS 16X RATE ONOUS 64X RATE
SYNCH: NUMBER OF SYN CHAR 0 = DOUBLE SYN 1 = SINGLE SYN	SYNCH: TRANS- PARENCY CONTROL 0 = NORMAL 1 = TRANSPARENT						

NOTE

Baud rate factor in asynchronous applies only if external clock is selected. Factor is 16X if internal clock is selected.

MODE REGISTER 2 (MR2)

MR27	MR26	MR25	MR24	MR23	MR22	MR21	MR20
	A	Transmitter Clock	Receiver Clock		Baud Rate	Selection	
		0 = EXTERNAL	0 = EXTERNAL	0000 =	= 50 BAUD	1000 = 1800	BAUD
		1 = INTERNAL	1 = INTERNAL	0001 =	= 75	1001 = 2000	
2.5				0010 =	= 110	1010 = 2400	
Ø	Φ			0011 =	= 134.5	1011 = 3600	
				0100 =	= 150	1100 = 4800	
			6	0101 =	= 300	1101 = 7200	
				0110 =	= 600	1110 = 9600	
				0111 =	= 1200	1111 = 19,20	0

COMMAND REGISTER (CR)

CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0	
Operation	ng Mode	Request to Send	Reset Error		Receive Control (RxEN)	Data Terminal Ready	Transmit Control (TxEN)	
00 = NORMAL OPERATION 01 = ASYNCH: AUTOMATIC ECHO MODE SYNCH: SYN AND/OR		0 = FORCE RTS	0 = NORMAL 1 = RESET ERROR FLAG IN STATUS REG	ASYNCH: FORCE BREAK 0 = NORMAL 1 = FORCE BREAK	1 = ENABLE O	0 = FORCE OTR OUTPUT HIGH 1 = FORCE OTR	-	0 = DISABLE 1 = ENABLE
10 = LOCAL	RIPPING MODE LOOP BACK E LOOP BACK	OUTPUT LOW	(FE, OE, PE/DLE DETECT)	SYNCH: SEND DLE 0 = NORMAL 1 = SEND DLE	70	OUTPUT LOW		

STATUS REGISTER (SR)

SR7	SR6	SR5	SR4	9R3 :	SR2	SR1	SRO
Data Set Ready	Data Carrier Detect	FE/SYN Detect	Overrrun	PE/DLE Detect	TxEMT/DSCHG	RxRDY	TxRDY
) = DSR INPUT IS HIGH I = DSR INPUT IS LOW	0 = DCD INPUT IS HIGH 1 =DCD INPUT IS LOW	ASYNCH: 0 = NORMAL 1 = FRAMING ERROR SYNCH: 0 = NORMAL 1 = SYN CHAR DETECTED	0 = NORMAL 1 = OVERRUN ERROR	ASYNCH: 0 = NORMAL 1 = PARITY ERROR SYNCH: 0 = NORMAL 1 = PARITY ERROR OR DLE CHAR RECEIVED	0 = NORMAL 1 = CHANGE IN DSR OR DCD, OR TRANSMIT SHIFT REGIS- TER IS EMPTY	0 = RECEIVE HOLDING REG EMPTY 1 = RECEIVE HOLDING REG HAS DATA	0 = TRANSMIT HOLDING REG BUSY 1 = TRANSMIT HOLDING REG EMPTY

Third Party Support Car	nter
-------------------------	------

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty. Date

Chapter

HW1

Page

11.5.84



SYSTEM INFORMATION

2651 REGISTER ADDRESSING

K212	K211	CE	A ₁	Ao	R/W 4 A2	FUNCTION
-	- T	1	X	X	x	Tri-state data bus
60H	70H	0	0	0	0	Read receive holding register
64H	74H	0	0	0	1	Write transmit holding register
61H	71H	0	0	1	0	Read status register
65H	75H	0	0	1	1	Write SYN1/SYN2/DLE registers
62H	72H	0	1	0	0	Read mode registers 1/2
66H	76H	0	1	0	1	Write mode registers 1/2
63H	73H	0	1	1	0	Read command register
67H	77H	0	1 1	` 1	1	Write command register

Use IN; OUT opcodes by Z80,8088

606 616 LID 3 = 607 612 37

K801 implements all other port-addresses, as well. (Compare: Interface Selection)

Module 2661 is used in K801. By assynchron same programming

Pin: Clear-To-Send (CTS) will be recognizes more exactly

Compare: Hardware-record for printer will be o.k.

Third	Party	Support	Canter
-------	-------	---------	--------

Ulmer Straße 160 · D-8900 Augsburg — Telex 5 3 7 49 · Telefax 8211 405 462 Engineering & Manufacturing

Phone 821/4051 For Information only without Guaranty. Date

11.5.84

Chapter

Page

HW1






SYSTEM INFORMATION

Interrupt for Z80 - K211

1. Simple modification for one interrupt in the system. (Bus)


RS-232C ADAPTER



ſ	Third Party Support Center		Date	Chapter	Page
	NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty.	11.5.84	HW1	2.1



SYSTEM INFORMATION






SYSTEM INFORMATION

If you have another interrupt interface on the bus, you may destroy the IC U5.

2. Modification for more interrupt interfaces

RS-232C ADAPTER




You can use this interrupt only if you have a special application. For other applications you can't use this interface.

Third Party Support Center		Date	Chapter	Page
NCR GmbH - TSC	Phone 821/4051			
Ulmer Straße 160 D-8900 Augsburg	Telex 53749 - Telefax 8211405462	11 5 04	HW1	2 2
Engineering & Manufacturing	For Information only without Guaranty.	11.5.84	1177	2.3



SYSTEM INFORMATION



Third Party Support Center

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty 11.5.84

Date

Chapter

Page

HW1




SYSTEM INFORMATION

K801


Interrupt for Z80 - K801

modification for

interrupt in the system. (Bus)



LÖTSEITE - SOLDERSIDE



You can use this interrupt only if you have a special application. can't use this interface, other applications you For

not use with K235

Do

Third Party Support Center

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering&Manufacturing Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty
 Date
 Chapter
 Page

 06.11.84
 HW1
 2.5



SYSTEM INFORMATION

<u>ÜBERSICHT der Peripherie-Kits für DMV</u> <u>Överview of peripheral kits</u>

Kit-Nr. Kit-No.	Beschreibung Description	
	Freistehende Festplatte, 10MB, nicht erweiterbar Winchester disk drive, not additional	
C3282-102	Freistehende Festplatte, 10MB, erweiterbar Winchester disk drive, additional with -103	
C3282-103	Freistehende Festplatte, 10MB, für -102	
K 018	Winchester disk drive, additional for -102 Erweiterung auf 2. Flexdisk-Laufwerk	
K 200	Second flexible disk upgrade	
K 200	64 auf 128 kB Speichererweiterung memory upgrade	
K 202	64 auf 256 kB Speichererweiterung	
	memory upgrade	
K 208	64 auf 512 kB Speichererweiterung memory upgrade	
K 210	Centronics Interface	
044	centronics parallel I/F	
K 211	RS-232C Interface, Modem-Version	
K 212	serial I/F RS-232C Interface, Drucker-Version serial I/F	
K 213	RS-232C Interface, Plotter-Version serialI/F	N
K 214	Leer-Kit mit Platine und Busstecker	
	blank interface adapter & bus connector	
K 215	RS-232C, synchron/asynchron, gepuffert	
K 216	buffered sync/async RS-232C adapter SCC, 2-fach RS-232C	
K 210	SCC communication adapter	
K 219	Integriertes Modem(nur USA)	
	integrated modem(only USA)	
K 220	Diagnose-Modul	
	diagnostic module	
K 223	DLC Einbauinterface	
K 225	DLC inhouse I/F adapter Diagnose-Diskette	
K 225	diagnostic diskette	
K 231	8/16-bit Prozessor-Erweiterung(Einsteckmodul)	
	dual 8/16-bit processor upgrade	
K 232	Arithmetik-Coprozessor(8087)	
v 222	numeric coprocessor	
K 233	Gemeinsames RAM, Modul 16kB shared RAM cartridge	
K 234	68008-Prozessor-Modul(32Bit CPU)	
8	processor board	
	•	

Third Party Support Center		Date	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 53749 Telefax 8211405462 For Information only without Guaranty	06.11.84	HW1	3.1



SYSTEM INFORMATION

Kit-Nr. Kit-No.	Beschreibung Description
	9
K 235	<pre>16-bit Prozessor mit Interrupt(intern) 16-bit processor with interr. controller(inhouse)</pre>
K 240	Kippvorrichtung für DMV tilt device
K 600	Omninet-Transporter Interface omninet transporter
K 801	RS-232C, programmierbar switchable RS-232C adapter
K 803	Echtzeit-Uhr real-time-clock
K 804	IEEE-488(IEC-625)-Interface IEEE-488 adapter
K 806	Maus-Interface mouse adapter
К 880	Einschubverriegelung cartridge lock

Third Party Support Center

NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty. Date

Chapter

Page

06.11.84


HW1



SYSTEM INFORMATION


K801

SWITCHABLE RS-232 ADAPTER (K801)




IFSEL	SV	VIT	СН		PORT-ADDE
	4	2	1	В	
0 A	0	0	0	0	60H - 67H
0 B	0	0	0	•	68H - 6FH
1 A	0	0	•	0	70H - 77H
1 B	0	0	•	•	78H - 7FH
2 A	0		0	0	30H - 37H
2 B	0	•	0	•	38H - 3FH
3 A	0	•	•	0	B0H - B7H
3 B	0	•	•	•	B8H - BFH
4 A		0	0	0	C0H - C7H
4 B		0	0		C8H - CFH

DMV with Z80/8088		SW	CABLE			
CP/M MS-DOS UCSD	0 4	2	1	В	CONV	
PRINTER	70	0	0	0	2	
COMMUNICATION	710	0		0	1	
PLOTTER	0	0	0	0	3	
PLOT] 0	•	•	0	3	
	0	OF		ON		






SYSTEM INFORMATION






SYSTEM INFORMATION

K 801 SWITCH RS-232C



- + 3 B4 NICHT BESTÜCKT B4 NOT MOUNTED
- # 2 LABEL ASSY 017-0032711 A "AUFGEKLEBT/GLUED LABEL SCHM 017-0032712 A "AUFGEKLEBT/GLUED"
- # 1 SCHEMATIC NO.: 017-0032712 A



Third	Party	Support	Canter
-------	-------	---------	--------

NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg

Engineering&Manufacturing

Phone 821/4051
Telex 5 3749 Telefax 8211405462
For Information only without Guaranty

Date

+ 1 ASSY - NO.: 017-0032711 - B

Chapter

Page

06.11.84

HW1



SYSTEM INFORMATION

PARTS LIST of K 801 : switch RS-232C IF

REQD	PART DESCRI	PTION	989			+	
1 1 2 1 1 1 1 1 1 2 2 4 1 3 1 1 1	PC-BOARD EPCI 2661 MC 1489 LIN MC 1488 LIN 74LS00 QUA 555 TIN 5.0688 MHz (BC 337 TRA BC 237 " BZX/C1V4 DIC 1 A - RECTIN 33 UF/16V 120 PF/63V .1 UF/50V	NE-RECEIVER NE-DRIVER AD-NAND MER DSCILLQUARZ ANSISTOR NPN PNP DDE FIER CAPACITOR-T. " CER.			B5 A4,A5 A6 A3 B8 B1 Q2 Q1 CR3,CR4 CR1,CR2 C5,6,7,10 C2 C1,3,4 C8 C9 R8 R1,9		
1 1 12 1 1 1 1 1 1 1 1	390 OHM 2.7 OHM 2*32POL TERMINAL-WIF 9*10KOHM 3.3 KOHM SWITCH 74LS08 74LS32 74LS32 74LS136 1.5KOHM 2.2KOHM 8POL	CONNECTOR-PLUG RE RESISTOR NETWORK RESISTOR QUAD-AND QUAD-OR 8 TO 1 MUX QUAD-XOR RESISTOR " SOCKET, IC		FOR	R7 R6 P1 TB1 RR1 R3 S1 B2 D1 B3 D2 R2 R4		

	-	-	~ .
Circ	7377	Support	Lanter

MCR GmbH - TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051

Telex 5 3 7 49 - Telefax 82 11 4 0 5 4 6 2 For Information only without Guaranty. Date

06.11.84


Chapter

Page

HW1



SYSTEM INFORMATION



RS-232 C Switchable Interface (K801) 017-0032712 Rev. B

Third Party Support Center

NCR GmbH - TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty

Date

06.11.84

Chapter


Page


HW1





SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING









سر المناسب	Darte	Support	Cambon
4 3 114 62		21111111111111	1 4 6 1 1 1 1 2 4 5

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering&Manufacturing

Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty. 06.11.84

Date

Chapter


Page

HW1



SYSTEM INFORMATION

K 803 REAL TIME CLOCK



- # 5 WIDERSTAND POS. 031: A5-3 NACH +5V RESISTOR ITEM 031: A5-3 TO +5V DC
- # 4 SCHALTERGRUNDEINSTELLUNG: 4B
 DEFAULT SWITCH POSITION: 4B
- # 3 W1,CA8,CA9,B4,B5 NICHT BESTÜCKT W1,CA8,CA9,B4,B5 NOT MOUNTED
- + 2 LABEL "ASSY 017-0032702-B" AUFGEKLEBT / GLUED LABEL "SCHM. 017-0032703-B" AUFGEKLEBT / GLUED
- + 1 SCHEMATIC NO.: 017-0032703 B


- ♦6 84, CA8, CA9, B5 NICHT BESTÜCKT B4, CA8, CA9, B5 NOT MOUNTED
- ♦5 W2/1 NACH W2/2 VERBINDEN W2/1 TO W2/2 CONNECTION
- +4 W2/3 NACH W2/4 UNTERBROCHEN W2/3 TO W2/4 CUT
- +3 WI NICHT BESTÜCKT WI NOT MOUNTED
- ALLE WIDERSTANDSWERTE SIND IN OHM ALL RESISTANCE VALUES ARE IN OHM
- + 1 ASSY NO: 017 0032702 B



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

REAL-TIME-CLOCK



IFSEL switches

IFSEL	SV	VIT	СН		PORT	
	4	2	1	В	HEX	DEC
0A	0	0	0	0	60-67H	96-103
9 B	0	0	0	•	68-6FH	104-111
1A	0	0	•	0	70-77H	112-119
1B	0	0	•	•	78-7FH	120-127
2A	0	•	0	0	30-37H	48- 55
2B	0	•	0	•	38-3FH	56- 63
3A	0	•		0	B0-87H	176-183 •
3B	0	•		•	B8-BFH	184-191
4A		0	0	0	C0-C7H	192-199
4B		0	0	•	C8-CFH	200-207 1

IFSEL switch settings

Third Party Support Center

NCR GmbH - TSC

Engineering&Manufacturing

Phone 821/4051

Ulmer Straße 160 - D-8900 Augsburg Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty Date

Chapter


Page

06.11.84

HW1



SYSTEM INFORMATION





SYSTEM INFORMATION

PARTS LIST of K 803 : Real-time-clock IF

REQD	PART DESCRIP	TION	
1	PC-BOARD		
1	MM 58167A RT	C-uP	A7
1 -	74LS251 8 t		C1
i	74LS08 QUA		A4
i	74LS86 QUA		A6
i	74LS175 QUA	D-D-FF	A3
1	74LS00 QUA		B1
9 j	74LS04 HEX		B2
i	74LS12 TRI		B3
i		SISTOR NETWORK	RR1
1		CAPACITOR-T.	CA10
i	15 PF/63V		CA5
× . 5	.1 UF/50V	" -C.	CA1,2,3,6,7
1	32768 Hz		X1
1		RESISTOR	R3
2		DIODE	CR1,2
1		RESISTOR	R2
. 1		NC-BATTERY	
1		CONNECTOR-PLUG	P1
1	DIP-SWITCH		S1
1		RESISTOR	R1
1		DUAL-D-FF	A5
- 1		OKTAL-BUS-TRANSCEIVER	B6
1		CAPACITOR, VAR.	CA4
1		ZENER-DIODE	CR3
1	•	RESISTOR	R4
1 -	10 KOHM	11	R5

Third Party Support Center
NCR GmbH = TSC 1
Ulmer Straße 160 - D-8900 Augsburg

Engineering & Manufacturing

Phone 821/4051 Telex 53749 - Telefax 8211405462 -For Information only without Guaranty Date

Chapter

Page

06.11.84

HW1



SYSTEM INFORMATION

а		С
+5V IRQ	1 2	+5V +12V
RESET/ IOW/	1 2 3 4 5 6 7 8	IOR/
BD1 BD3	6 7	BD0 BD2
BD5 BD7	9	BD4 BD6
	10 11 12	IDSEL/
AUTO/	13	IFSEL 4
LGRD	15 16	
	17 18 19	
	20 21	
e *	22 23 24	
BA3 BA1	25 26	BA2 BA0
IFSEL3 IFSEL1	27 28	IFSEL2 IFSEL0
WAIT/	29 30 31	INT/
LGRD	32	LGRD

Pin assignments P1

P2-1	STBY-INT/
-2	LGRD


Standby interrupt connector






SYSTEM INFORMATION

K 804 IEEE 488(IEC) BUS IF



- # 5 DRAHT-SCHALTER GRUNDEINSTELLUNG:
 GESCHLOSSEN S3/5 S3/10
 WIRE-SWITCH DEFAULT:
 CLOSED S3/5 S3/10
- + 4 SCHALTERGRUNDEINSTELLUNG: 2B DEFAULT SWITCH POSITION: 2B
- # 3 J1,J2,S2,B7 NICHT BESTÜCKT J1,J2,S2,B7 NOT MOUNTED



Third	Party	Support	Center
-------	-------	---------	--------

NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing Phone 821/4051
Telex 5 3 7 49 · Telefax 8211405462
For Information only without Guaranty

Uate

06.11.84

81


Page

Chapter

HW₁



SYSTEM INFORMATION



For Information only without Guaranty.

Engineering & Manufacturing



SYSTEM INFORMATION

PARTS LIST of K 804 : IEEE-488 IF

REQD	PART DESCRIPTION		
1	PC-BOARD		
× 1	uPD7210 GPIB-INTER	RFACE CONTROLLER	A6
1	75161 " -TRANS	SCEIVER	A4
1	75160 " -"		A5
1	74LS251 8 to 1 MU)	(B2
× 1	74LS86 QUAD-XOR		A3
1	74LS32 OUAD-OR		A2
	74LS125 QUAD-BUFFE	ER .	B1
1	6.0 MHz CLOCK OSZI		X1
1	DIP-SWITCH		S1
* 1 ×	9*10k0HM RESISTOR N	NETWORK	RR1
⁼ 1	33 UF/16V CAPACIT	ΓOR-T.	CA6
5	.1 UF/50V "	-C.	CA1,2,3,4,5
1 :	2*32POL CONNECT	TOR-PLUG	P1
1	74LS02 QUAD- NO	OR	B5
1	220 OHM RESISTO	1R	R1

Third Party Support Center

NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty. Date

06.11.84

Page


HW1

Chapter



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING



а		с
+5V IRQ Reset/ IOW/	1 2 3 4	+5V IOR/
BD1 BD3 BD5 BD7	1 2 3 4 5 6 7 8 9	BD0 BD2 BD4 BD6
EOP/	10 11 12 13 14	ISEL4/ DIR/
LGRD	15 16 17 18 19 20 21	
BA3 BA1 ISEL3/ ISEL1/ DRQ1 DACK1/	22 23 24 25 26 27 28 29 30 31	BA2 BA0 ISEL2/ ISEL0/ DRQ0 DACK0/ INT/ LGRD

Pin assignments P1

Third	Darty	Support	Cantar
111111	231 CV	SUDDER	Cantai

NCR GmbH - TSC -Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 Telefax 8211405462 For information only without Guaranty Date

Chapter.

Page

06.11.84


HW1



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

IEEE Cable



IEEE Cable

Follow instructions inside adapter cover: ignore any markings on switch assembly.


IFSEL	Switch 4 2 1 4			Port Addresses	
IFSEL	-	_		_	Addi 63363
0A	0	0	0	•	60-67 Hex
OB	0	0	0	0	68-6F Hex
1A	0	0	•	•	70-77 Hex
1B	0	0		0	78-7F Hex
2A	0		0	•	30-37 Hex
2B	0		0	0	38-3F Hex
3A	0	•	•	•	B0-B7 Hex
3B	0	•	•	0	B8-BF Hex
4A		0	0	•	C0-C7 Hex
4B		0	0	0	C8-CF Hex

IFSEL Switch settings

Third Party Support Center		Date	Chapter	Page	
NCR GmbH - TSC Utmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5 3 7 49 - Telefax 8211405462 For Information only without Guaranty	06.11.84	HW1	6.6	THE RESIDENCE



SYSTEM INFORMATION



IEEE-488 Interface (K804) 017-0032641 Rev. B

Third Party Support Center

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 5 3 749 - Telefax 3211405462 For Information only without Guaranty. Date


Chapter

Page

06.11.84

HW1

K 806 Mouse Interface



JUMPER STRAPPING

		JUMPER	CLOSED	
JUMPER	CLOSED	J6	J7	INTERFACE-SELECT
J1 `	X	X		IFSELØa/
J1	X		X	IFSELØb/
J2	X	X		IFSEL 1a/
J2	X		X	IFSEL1b/
J3	X	X		IFSEL 2a/
J3	X		X	IFSEL 2 b/
J4	X	X		IFSEL 3a/
J4	X		X	IFSEL 3b/
J5	X	X		IFSEL 4a/
J5	X		X	IFSEL 4b/


- #4 U1 IN K806 AUFGEFÜHRT U1 LISTED IN K 806
- # 2 CR1, C5 NICHT BESTÜCKT CR1, C5 NOT MOUNTED

SWITCHES		SELECTED MOUSE
18, 19, 110	OFF	HAWLEY MOUSE, ALPS MOUSE
J8, J9, J10	ON	DEPRAZ MOUSE

Third Party Support Center	*1.20	Date	Chapter	Page	
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5 3 749 - Telefax 8211405462 For information only without Guaranty	06.11.84	HW1	7.1	



SYSTEM INFORMATION



Third Party Support Center

FICH GmbH - ISC Ulmer Straße 160 - D-8900 Augsburg Engineering & Manufacturing Phone 821/4051
Telex 5 3749 · Telefax 8211405462
For Information only without Guaranty

06.11.84

Date

Chapter

Page

HW1



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

P1 +5V 2 XA/Y1 3 XB/Y2 4 YA/X2 5 YB/X1 6 S1/BND 7 S3 8 S2 9 GND/S1

Mouse connector pin assignments

	Jumpers Closed
IFSEL 0a/	J1, J6
IFSEL 0b/	J1, J7
IFSEL 1a/	J2, J6
IFSEL 1b/	J2, J7
IFSEL 2a/	J3, J6
IFSEL 2a/	J3, J7
IFSEL 3a/	J4, J6
IFSEL 3b/	J4, J7
IFSEL 4a/	J5, J6
IFSEL 4b/	J5, J7

IFSEL Jumpers

Alps Mouse, Hawkey Mouse Depraz Mouse J8, J9, J10 Off J8, J9, J10 On

Mouse selection jumpers


Engineering & Manufacturing



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

MOUSE INTERFACE (K 806)



а		
+5V	1	+5V
RESET/ IOW/	3 4 5	IOR/
D1 D3 D5 D7	2 3 4 5 6 7 8 9	D0 D2 D4 D6
AUTO/	11 12 13 14 16	IDSEL/ IFSEL4/
=	17 18 19 20	
	21 22 23 24	
ваз	25 25 26	A0
IFSEL3/ IFSEL1/	27 28 29	IFSEL2/ IFSEL0/
GND	30 31 32	INT/ GND

Pin assignments P1

MICR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty. Date

06.11.84

Chapter

Page

HW1



SYSTEM INFORMATION

PARTS LIST of K 806 : MOUSE IF

REQ	(D	PART DESCRI	PTION			
	1	PC-BOARD				
	1		RIPHERAL INTERFACE, PROGR.		U1	
	i		TAL-BUS-DRIVER		U2	
	1		AD-NAND SCHMITT-TRIGG.		U3	
	1		JAD-OR		U4	
	1 :		X INVERTER SCHMITT-TRIGG.		U5	
	1	74LS136 QL			U6	
	1		SISTOR NETWORK		U7	
	2	2.4 kOHM RE			R1,2	
	2	3.3 kOHM "	.91910K		R3,4	
	1	6.0 MHZ	CRISTAL OSC.		X1	
	7				C6,7,8,9,10,11,12	, "
	1		CAPACITOR-T.		C13	•
	4		CAPACITOR-T.		CA1,2,3,4	
	4	.1 UF/50V	-6.			
	1,		CONNECTOR-PLUG		P1	
	1	9P0L	RECEPTACLE		P2	
	1	40POL	SOCKET, IC	FOR	U1	

NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051
Telex 53749 Telefax 8211405462
For Information only without Guaranty

Date

Chapter HW1


=ags

06.11.84



SYSTEM INFORMATION

BUFFERED SYNC/ASYNC ADAPTER $(K\ 215)$



а		С
+5V PERC/ RESET/	1 2 3	+5V +12V
iow/	4	IOR/
BD1 BD3	2 3 4 5 6 7	BD0 BD2
BD5 BD7	8 9	BD4 BD6
AUTO/	10 11 12 13 14	IDSEL/ IFSEL4
LGRD	15 16 17 18	
	19 20 21 22	
	23 24	
BA3	25 26	BAO
IFSEL3 IFSEL1	27 28 29	IFSEL2 IFSEL0
	30	
LGRD	32	LGRD

Pin assignment P1

Third Party Support Center

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty. Date

Chapter

Page


06.11.84

HW1



SYSTEM INFORMATION

SCHEMATICS



Buffered Async/Bisync Interface (K215) 017-0032792 Rev. C

Third Party Support Center

NCR GmbH · TSC Ulmer-Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 53749 - Telefaz 8211405462 For Information only without Guaranty Date

Chapter

Page


06.11.84

HW1




SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING



IFSEL	J1	Port Address
0A	11-12 and 9-10	60-67 hex
OB	13-14 and 9-10	68-6F hex
1A	11-12 and 7-8	70-77 hex
18	13-14 and 7-8	78-7F hex
2A	11-12 and 5-6	30-37 hex
2B	13-14 and 5-6	38-3F hex
3A	11-12 and 3-4	B0-B7 hex
3B	13-14 and 3-4	B8-BF hex
4A	11-12 and 1-2	C0-C7 hex
4B	13-14 and 1-2	C8-CF hex



		_	
Third	Party	Support	Cantor

NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing Phone 821/4051
Telex 5 3 7 49 · Teletax 8211 405 462
For Information only without Guaranty

Date

06.11.84

Chapter

Page

HW1




SYSTEM INFORMATION


PARTS LIST of K 215: buffered sync/async RS-232C IF

REQD	PART DESCRIPTION
1 1 1 1 2 1 1 1 1 1 1	PC-BOARD 8741 PROCESSOR WITH FIRMWARE U1 PCI 2651 U2 6116 RAM 2K*8 U3 MC 1489 LINE-RECEIVER U4,15 MC 1488 LINE-DRIVER U5 74LS02 QUAD-NOR U6 74LS05 HEX INVERTER U7 74LS32 QUAD-OR U8 74LS244 OCTAL-BUS-DRIVER U9 74LS175 QUAD D-FF U10 74LS377 OCTAL D-FF U11 ICL7660 VOLTAGE-REGUL U12
1 1 2 1 2 2	5.0688 MHz OSCILLQUARZ U13 5*1.2kOHM RESISTOR-NETWORK U14 510 OHM RESISTOR R1,2 220 OHM " R3 1.2 kOHM " R4,5
2 1 1 6 1	1.2 KOMM 10 UF/16V CAPACITOR-T. C7,8 3.3 UF/15V " -T. C10 120 PF/63V " CER. C6 .1 UF/50V " -C. C1,2,3,4,5,9 3.3V DIODE-ZENER CR1 1A RECTIFIER CR2
1	40POL SOCKET, IC FOR U1 2*32POL CONNECTOR-PLUG P1

SCC COMMUNICATION INTERFACE (K216)







2 CHANNEL SERIAL CABLE

Third Party Support Center				
	Third	Dortu	Sunnar	Cantor

NCR GmbH · TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 321/4051

Telex 53749 - Telefax 8211405462 For Information only without Guaranty. Date

Chapter

Page

06.11.84

HW1





SYSTEM INFORMATION

K 216 SCC COMMUNICATION I/F

Description at a glance:

- With usage of the Z 8530 SCC communication controller two independent serial channels (full duplex) can be used (channel select by adress line 1 / BA1)
- Switchable Portadress: I/F SEL 0 4 (internal by jumbers)
- Asynchronous mode with 5 8 bit data, 1, 1 1/2 or 2 stopbits
- Programmable for NRZ, NRZI or FM data encoding
- Break detection and generation
- Parity, overrun and framing error detection
- Synchronous mode, CRC generation and checking
- SDLC/HDLC mode
- Local loopback and auto echo modes
- Switchable for MP/M (internal jumber)
- Interconnection cables are shielded, length 10 m, peripheral plug type D-subminiatur (25 pins)

- Description of interface signals:

PIN 1 FRAMEGRD frameground

PIN	2	TXD	data transmitted (+/-3 V to +/-12 V)
Pin	3	RXD	data received
PIN	4	RTS	request to sent, I if DM V wishes to transmit
PIN	5	CTS	clear to sent, I for data transmission (input)
PIN	7	LGRD	logic ground
PIN	8	DCD	carrier detect, I for receiving data (input)
PIN	9	SYNC	
PIN	15	TRXCR	
PIN	16	TRXCS	
PIN	17	RTXC	
PIN	20	DTR	data terminal ready: DM V ready to receive data

Third 3	arty	Support	Center
---------	------	---------	--------

NCR GmbH - TSC - Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 5 3749 - Teletax 8211405462 For Information only without Guaranty. 06.11.84


Date

Chapter

Parje



SYSTEM INFORMATION



SCC Communication Interface (K216) 017-0033564 Rev. B

Third Party Support Center

NCR GmbH - TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 5 3 749 · Telefax 8211405462 For Information only without Guaranty. Date

06.11.84

Chapter

Page

HW1



SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

K216 SCC

K216 - V001	MPM	MPM/	S1-3
MPM Operation	•	o	0
Two Channel RS-232	٥	•	•

K216 - V002	S2-1	S2-2	S2-3
MPM Operation	•	0	0
Two Channel RS-232	0	•	•

Strapping SCC communication interface

IFSEL	Switch S1 1 2 4 5 6 7 8	Port Address
0A1 0A2 IFSEL 0 0B1 0B2	x x x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	60 - 63 Hex 64 - 67 Hex 68 - 6B Hex 6C - 6F Hex
1A1 1A2 1B1 1B1 1B2	x x a x a a a a a a a a a a a a a a a a	70 - 73 Hex 74 - 77 Hex 78 - 78 Hex 7C - 7F Hex
2A1 2A2 IFSEL 2 2B1 2B2	x x a a x a a x a a a x a a x a a x a a x a a a x a	30 - 33 Hex 34 - 37 Hex 38 - 3B Hex 3C - 3F Hex
3A1 3A2 IFSEL 3 3B1 3B2		B0 - B3 Hex B4 - B7 Hex B8 - BB Hex BC - BF Hex
4A1 4A2 IFSEL 4 4B1 4B2	x x 0 0 0 0 x x x 0 0 0 0 0 x x 0 0 0 0	CO - C3 Hex C4 - C7 Hex C8 - CB Hex CC - CF Hex
x = closed	- L	o = open

SCC Communication Cartridge


Page



SYSTEM INFORMATION

SHARED RAM (K 233)

PIN ASSIGNMENTS & STRAPPING



a	10	c
+5V	1	+5V
	2	+12V
RESET/	- 3	
IWR/	4	IRD/
MWR/	5	MRD/
BD1	6	BD0
BD3	7	BD2
BD5	8	BD4
BD7	9	BD6
	10	
	11	
INTAK/	12	IFSEL4/
- 1	13	DIR/
	14	
PCLK	15	TD44D/
GRD BA19	16 17	TRAMD/
BA17	18	BA18 BA16
BA17 BA15	19	BA16 BA14
BA13	20	BA14 BA12
BA11	21	BA12 BA10
BA9	22	BA8
BA7	23	BA6
BA5	24	BA4
BA3	25	BA2
BA1	26	BAO
IFSEL3/	27	IFSEL2/
IFSEL 1/	28	IFSELO/
	29	
	30	
	31	INT/
GRD	32	GRD

Pin assignments P1 (shared RAM)

Third Part	/ Support	Center
------------	-----------	--------

NCR GmbH · TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing .

Phone 821/4051

Telex 5 3749 · Telefax 8211405462
For Information only without Guaranty.

Date

06.11.84

Chapter

Page

HW1



SYSTEM INFORMATION

K 233 SHARED RAM BOARD

Description at a glance:

- 16 KByte static RAM with following adressrange: C000 H FFFF H
- Function of shared RAM switchable by portadress 7F H
- Independent from bankswitching available in all memory banks
- With MP/M operating system the 8-bit DM V with Z 80 can support 256 K RAM
- This function requires the memory expansion K 202 (192 K) or K208 (448 K)

PARTS LIST of K 233 : shared RAM

RE	QD	PART DESCRI	PTION				
	1	PC-BOARD					
	2	6264 CM	OS-RAM 8k*8			D1,2	
	1 .	PAL, prograi	mmed			D3	
	1 :	74LŚ74 DU				D4	
	1	1.0 kOHM	RESISTOR			R1	
	3	.1 UF/50V	" -C.			CB1,2,3	
	1	2*32P0L	CONNECTOR-PLUG	0.00		P1	
	1	24P0L	SOCKET, IC		FOR	D3	
	2	24P0L	SOCKET, IC		FOR	D1,2	


Third	Party	Support	Center
NC3 G	mhH -	rsc	



SYSTEM INFORMATION

K233

SCHEMATICS



Shared RAM (K233) 017-0033582 Rev. A

Date

Chapter

Page

06.11.84

HW1



SYSTEM INFORMATION

Third Party Support Center

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty. Date


Chapter

Page



SYSTEM INFORMATION

68008 PROCESSOR BOARD (K234)



	a	b	С
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	a +5V RESET/IOW/ MEMW/D1 D3 D5 D7 INTAC/ THOLD/ GRD BA19 BA17 A15 A13 A11 A9 A7	TIMINT WAITP/ HOLDDMA/ PROCCH/ HOLDA16 16 BIT SET MEMRQ/	+5V IOR/ MEMR/ D0 D2 D4 D6 HOLDA BA18 BA16 A14 A12 A10 A8
	0.00		A6 A4 A2 A0
28 29 30 31 32	GRD		INT/ GRD

Pin assignments Processor 68008

NCR GmbH - TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3749 - Telefax 8211405462 For information only without Guaranty. Date

06.11.84

Chapter

Page

HW1



TSC

NCR DECISION MATE V

SYSTEM INFORMATION

K234 MC 68008 PROCESSORBOARD

Description at a glance:

- The 68008 enables the DM V to handle CP/M 68K incl. C-Compiler
- Using 8-bit databus while providing the benefits of a 32-bit microprocessor architecture
- Code compatible to the 68000
- In the DM V environment as much 512 Kbyte linear adress space
- The 68008 operates with a 8 MHz clock frequency
- Memory mapped I/O


PARTS LIST of K 234: 68008 processor-board

RE	QD		PART DESCRIPTION	· · · · · · · · · · · · · · · · · · ·		
	1 1 2 1 1		PC-BOARD 68008 32-BIT PROCE 74LS74 DUAL-D-FF 74LS321 CRISTAL-CONT 74LS245 OCTAL-BUS-TF 74LS38 QUAD-NAND-BU	FROLL. OSCILLATOR RANSCEIVER		D1 D9,10 D5 D2 D8
	1 1 1 2	12	PAL, programmed PAL, programmed 8*1 kOHM RESISTOR NET 1.0 kOHM RESISTOR			D4 D7 RW R1,2
	1 1 1 1 2		6.0 MHZ CRISTAL .1 UF/50V " COIL 3*32POL CONNECTOR 40POL SOCKET, I	IC F	OR	B1 CB1,2,3,4 L1 P1 D1 D4,7

	_		The state of the s
Third	Party	Support	Center



SYSTEM INFORMATION



Third Party Support Center

NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing Phone 321/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty 06.11.84


Date

Chapter HW1

Page **11.3**

SYSTEM INFORMATION

OMNINET ADAPTER (K 600)



Interface PCB

а		С
+5V PERC/	1 2	+5V
RESET/	3	0.00
IOW/ MEMW/	4 5	IOR/ MEMR/
BD1	6	BD0
BD3	7	BD2 BD4
BD5 BD7	8	BD4
READYDMA	10	ABTRI/
	11	IDSEL/
AUTO/	13	DIR/
THOLD/	14	HLDA/
	16	
BA19 BA17	17 18	BA18 BA16
BA17 BA15	19	BA14
BA13	20	BA12
BA11 BA9	21 22	BA10 BA8
BA7	23	BA6
BA5 BA3	24 25	BA4 BA2
BA1	26	BAO
IFSEL3/	27 28	- IFSEL2/
DRQ1	28	200 E
DACK1/	30	13177
LGRD	31 32	INT/ LGRD

Pin assignments P1

Third Party	Support	Center
-------------	---------	--------

NCR GmbH - TSC

Engineering & Manufacturing


Phone 821/4051 Ulmer Straße 160 · D-8900 Augsburg Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty. Date 06.11.84 Chapter


Page

HW1



SYSTEM INFORMATION





K600

	_	_	_
inird	Party	Support	Canter

NCR GmbH - TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty Date

Chapter

Page

06.11.84

HW1




SYSTEM INFORMATION

PIN ASSIGNMENTS & STRAPPING

REQUE	STER	SWITCH	REQU	ESTER	SWITCH
ID		SETTING	ID		SETTING
HEX	DEC	123456	HEX	DEC	123456
0	0	000000	20	32	000001
1 1	1	100000	21	33	100001
2	2	010000	22	34	010001
3	3	110000	23	35	110001
4	4	001000	24	36	001001
5	5	101000	25	37	101001
6	6	011000	26	38	011001
7	7	111000	27	39	111001
8	8	000100	28	40	000101
9	9	100100	29	41	100101
A	10	010100	2A	42	010101
В	11	110100	2B	43	110101
С	12	001100	2C	44	001101
D .	13	101100	2D	45	101101
E	14	011100	2E	46	011101
F	15	111100	2F	47	111101
10	16	000010	30	48	000011
11	17	100010	31	49	100011
12	18	010010	32	50	010011
13	19	110010	33	51	110011
14	20	001010	34	52	001011
15	21	101010	35	53	101011
16	22	011010	36	54	011011
17	23	111010	37	55	111011
18	24	000110	38	56	000111
19	25	100110	39	57	100111
1A	26	010110	3A	58	010111
1B	27	110110	3B	49	110111
1C	28	001110	3C	60	001111
1D	29	101110	3D	61	101111
1E	30	011110	3E	62	011111
1F	31	111110	3F	63	111111

Requester switch settings




Transporter Switches (Unit Identification Switches)

K600

Third Party Support Center		Date	Chapter	Page
NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information poly without Guaranty	06.11.84	HW1	12.3



SYSTEM INFORMATION



K600

Third Party Support Center

NCR GmbH - TSC

Uimer Straße 160 · D-8900 Augsburg Telex 53749 · Telefax 8211405462 Engineering & Manufacturing

Phone 821/4051

For Information only without Guaranty.

Date

06.11.84

Chapter


=_{age}

HW1



SYSTEM INFORMATION

SCHEMATICS Section 8



Interface

K600

Third Party Support Canter

NCR GmbH - TSC

Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051
Telex 5 3749 · Telefax 8211405462
For Information only without Guaranty

06.11.84


Chapter

Page

HW1



SYSTEM INFORMATION




K600

				- 1
Third Party Support Center	Date	Chapter	Page	
NCR GmbH TSC Phone 821/4051				1
Ulmer Straße 160 · D-8900 Augsburg Telex 5 3749 · Telefax 8211405462	06-11-84	HW1	12.6	
Engineering&Manufacturing For Information only without Guarant		1111	12.0	- 1



SYSTEM INFORMATION



K600

Third	Party	Support	Center
-------	-------	---------	--------

NCR GmbH · TSC Ulmer Straße 160 · D-2900 Augsburg Engineering & Manufacturing Phone 821/4051
Telex 53749 - Telefax 8211405462
For Information only without Guaranty

Date

Chapter

Page


06.11.84

HW1



SYSTEM INFORMATION

EXTERNAL 16-BIT PROCESSOR (K 231)



J1 closed J2 closed

	а	b	c
1	+5 1/	+5 V	+5 V
2	OPT 2		+12 V
3	RESET/	The state of	RESETIN/
4	IOW/		IOR/
5	MEMW/		MEMR/
6	D1		D0
7	D3		D2
8	D5		D4
9	D7		D6
	READYDMA		ABTRI/
11	EOP/	HOLD	
12	INTACK/	SWITCH 16/	IFSEL4/
13	DBTRI/	HLDA 16	DIR/
14	THOLD/	16 BITAV/	HLDA
15	PCLK/	STDMARQ/	CLK1
16	LGRD	LGRD	TRAMD/
17	BA19	16 BITSET /	BA 18
18	BA17		BA16
19	A15		A14
20	A13	MEMRQ/	A12
21	A11		A10
22	A9	1	A8
23	A7		A6
24	A5		A4
25	A3	, ,	A2
26	A1		A0
27	IFSEL3/		IFSEL2/
28	IFSEL1/	0	IFSELO/
29	DRQ1		DRQ0
30	DACK1/		DACKO/
31	WAIT/		INT/
32	LGRD	LGRD	LGRD

Pin assignments J107/107A (diagnostics/16-bit processor)

Third	Party	Support	Canter
annu	Faira	JUDDUL	Center

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty. Date

Chapter


Page

06.11.84

HW1



SYSTEM INFORMATION



Third	Darty	Support	Cantar
1 1 111 6	7 31:7	JUDDUIL	VC111/C1

Phone 321/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty. Date

Chapter

Page


06.11.84

HW1




SYSTEM INFORMATION

DLC INHOUSE INTERFACE (K223)



DLC Inhouse I/F, board assy




DLC inhouse controller, board assy

Engineering & Manufacturing



SYSTEM INFORMATION

K223



Header	W1	W2	W3	Port Address
IFSEL 2	A - B	A - B	A · B	30 - 3F (Hex)
IFSEL 3	A - B	A - B	B · C	B0 - BF (Hex)

DLC inhouse controller

. 1	+5V
2	TSTART/
3	4MSINT
4	LED
- 5	GND
6	GND
7	GND
8	RDM
9	4MSSTOP/
10	+12V
. 11	+12V
12	TDM/
13	TDM .
14	+5V

Pin assignments J3 (DLC-Inhouse Controller)

T !- : i	79	Support	A
CIFC	22511	SUDDOL	Canter

NCR GmbH - TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 53749 · Telefax 8211405462 For Information only without Guaranty. Date 06.11.84 Chapter HW1 Page **14.2**



SYSTEM INFORMATION

K223

PIN ASSIGNMENTS & STRAPPING

·a	,	с	
+5V	1		
+5V	2	+12V	
RESET/	3	IFSEL/	
IOW/	4	IOR/	
	5		
D1	6	D0	
D3	7	D2	
D5	8	D4	
- D7	9	D6	
READYDMA	10		
EOP/	, 11		
	12		
	13	DIR	
	14		
PCLK	15		
GND	16		
	17		
	18		
	19		
	20	20	
	21		
A 7	22		
A7 A5	23	A6	
A3	25	A4	
A3 A1	25	A2	
IFSEL3/	27	A0 IFSEL2/	
II JE LJ/	28	IFSELZ/	
DRQ1	29	DRQO	
DACK1/	30	DACKO/	
WAIT	31	570.00	
GND	32	GND	

Pin assignments J1 (DLC-Inhouse Controller)

Third	Party	Support	Canter
1111114	raity	SUDDUIL	Celliel

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty Date

Chapter

Page

06.11.84


HW1



SYSTEM INFORMATION

SERVICE MANUAL

SCHEMATICS Section 8



DLC Inhouse Interface (K223) 017-0033972 Rev. C

Third Party Support Center

NCR GmbH - TSC Ulmer Straße 160 - D-8300 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty. Date

06.11.84

Chapter


Page

0.0

HW1



SYSTEM INFORMATION





Engineering & Manufacturing

For Information only without Guaranty.



SYSTEM INFORMATION






Third Party Support Center

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty. Date **06.11.84**

Chapter HW1


Page **14.6**





SYSTEM INFORMATION

INTERFACE SELECTION



IPORTANT!

Interface selection


You can also use the IFSEL5 Pin c11 Port address FO to FF But: Only by multilayer mainboard

A					
Third Party Support Center		Date	25	Chapter	Page
NCR GmbH TSC	Phone 821/4051				
Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Telex 5 3 7 49 Telefax 8211405462		11. 5. 84	HW2	1.1



SYSTEM INFORMATION

KEYBOARD INTERF AND KEYBOARD



Third Party Support Center


NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 53749 Telefax 8211405462 For Information only without Guaranty. Date **06.11.84**

Chapter

Page

HW2

TIMING DIAGRAM KEYBOARD POLLING AND DATA TRANSFER



Third Party Support Center


NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering&Manufacturing Phone 821/4051 Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty Date **06.11.84**

Chapter HW2

Page **2.2**



SYSTEM INFORMATION





SYSTEM INFORMATION

PAGE

```
1 $ MOD41 OFBUG MACROFILE PAGEWIDTH(108) PAGELENGTH(72) PRINT(:LP:) XREF
         TITLE ('KEYBOARD-INTERFACE AME-DMINTE0102-00')
         8741-FIRMWARE FOR KEYBOARD-INTERFACE
         SOUND-GENERATOR
                化聚氧氧化物 化苯基基基基基基基基基基
         DATE : 08.07.83
         VERSION: 03.00
         COPYRIGIN BY NCR 1983
```

		·
25	ŧ	
26	ä	
27	÷	*** FIRMWARE MODIFICATION ***
28	ř	way and the first can grid that date first first read read for the first read grid that grid the grid two way
29	ř	
36	F	
31	ř	V 2.1 / 11.03.83 :RESET + FIFO
32	ű	
33	ř	
34	⊈.	EUECT

Third Party Support Cente	er
---------------------------	----

NCR GmbH · TSC

Engineering & Manufacturing

Phone 321/4051 Ulmer Straße 160 · D-8900 Augsburg Telex 5 3 7 49 · Telefax 8211405 462 For Information only without Guaranty. Date

06.11.84

Chapter

Page

HW2



SYSTEM INFORMATION

PAGE

	35 :	
	3A #	
	37 1	*** REGISTER-DEFINITIONS ***
	38 1	100 000 000 000 000 000 000 000 000 000
	39 #	
	40 ;	R0 : POINTER-REGISTER
	47 7	R1 : WAIT COUNTER
	42 #	R2 : BIT COUNTER
	43 #	R3 : CONVERTED KEYIMFO AND TONE FRED.
	44	R4 : TONE FREQUENCY , SAVEB
	45 #	R5 : TONE FREQUENCY - DELAY COUNTER
	46 F	
3 ° × °	47 :	
	48 I	R7 : TONE LENGTH POINTER FOR LVAR
	40 °	DOF . CIPS OUT SOTUTES
		RO': FIFO-OUT-POINTER
	50 *	R1' : FIFO-IN -POINTER
	51 +	
	52 (
	53 🐔 👚	***FLA5S***
	54	14 PP 118 PP
	55 #	
	56 i	FØ : TONE3-FLAG
	57 ;	
	58 #	
	59 #	
	AB #	
	61. F	*** PORTS ***
	62 F	der mit vor 110 Hill
	63 🐔	
	64 F	P10 : SERIAL DATA IN
	<i>6</i> 5 #	P11 : POLL DUT
	66 F	P20 : TONE OUT
	67 F	P24 : KEYINT
A	68 F	P23 : RESET
	<i>ሉ</i> ዮ ፣	
	79 👬	
	73. ¥	
	72 F	*** EDU-TABLE ***
	73 :	be so we see the till the till the
	74 \$	
003F	75	MEND FOU 63 JEND OF RAM-ARFA
99C9 -	76	ROMER EQU DOBH ISTATUS FOR ROM-ERROR
F080	77	RAMER FOU BOH ISTATUS FOR RAM-ERROR
005 5	78	GUT EQU 55H FRAM-/ROW-TEST OK
	79 🕴	
	80 \$	EJECT

Third Party Support Center		Date	Chapter	Page
NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5.3749 · Telefax 8211405462 For Information only without Guaranty:	06.11.84	HW2	2.5



SYSTEM INFORMATION

PAGE 3, 81 # 82 START: INTT JMP **9998 9499** 63 F B7H 8887 134 ORG 85 JMF ISRTIN 0007 04EC 86 # 87 ; ORG BOH មិន 8889 B9 # A.#8000000018 **FINITIALISE PORTS** 98 INIT: MOU 2009 2301 91 DHTI FIRA 999B 39 FOR IMPUT MOV A. #AFFH 92 660C 23FF P2+A 93 MAME 3A DUTL FEMARLE MASTER INTERRUPT 94 FN FLAGS BOOF FS 95 CLE 0010 85 96 # FUAIT OF MASTER-START 97 STARTI: UNIBE STARTI 0011 0611 98 COMMAN ISTART SELFTEST JIME 0013 4400 ஒஒ 张兴兴新兴的美国的美国的美国的大学的大学的美国的美国的大学的大学的大学的大学的大学的大学的大学的大学的 101 *** RAM-TEST *** 102 # 193 105 : FETART RAM-TEST RA . #MEND MOV 9815 BB3F 106 TEST1: R1, #MEND-3 0017 B930 197 MOU 108 T1: MOV A. SOFFH 6819 23FF MOV A-RAS 001B A0 199 A · OR O ABIC FB 110 MOV TMC A 991D 17 111 FRR01 901E 962E 112 JNZ DEC. RA 8828 CS 113 114 DUNZ RI.TI 8921 E919 115 # CLR0023.27 116 117 MOU RO . #MEND 0024 BB3F MBU GRO · A FOLEAR RAM 6626 A6 118 T2: MOU A.RRA 119 0027 F0 ERRO1 9928 962E 120 JNZ DUNZ RO.T2 882A E826 121 122 FRAM-TEST OK 992C-94DC JMF ROTST JUMP TO ROM-TEST 123 : FRAM-ERROR DEDECTED A. FRAMER 124 ERR01: MNU A02E 2380 0K+2125 JMP 0030 0434 126 # A. #BUT 127 DK: MOU 0032 2355 DBB+A **FSEND STATUS TO MASTER** 128 DUT 9934 92 41 129 W1: JOSE 0035 8635 130 7 EJECT 131 \$

Third	Darty	Support	Canter
311111	raity	Support	Center

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051

Telex 5 3 7 49 - Telefax 8211 405 462 For Information only without Guaranty.

Date

Chapter

Page

06.11.84

HW2

NCR E&M Augsburg TSC

NCR DECISI♥N MATE V

SYSTEM INFORMATION

t u	133 6				
0037 BF3F	134	MOV	R7.4MEND	SET ADDRESS-POINTER FO	ነ ፍ
	135 👯				
0039 BA08	136_CDMV:	MOV	52,468H	"LAENDER-VARIANTE"	
003B B828	137	MOV	AØ•#40	FENDADDRESS OF TABLE	
003N 2360	138	MOV	A•#80H		
003F 97	139	CLR	r.		
6940 A0	140 CONV1:	MOV	@RؕA	$\mathcal{F}_{i} = \{ i, j \in \mathcal{F}_{i} \mid i \in \mathcal{F}_{i} \mid i \in \mathcal{F}_{i} \}$	
0041 C8	141	DEC	RØ		
<i>0042 67</i>	142	RRC	A		
0043 E640	143	JNC	CONVI		-
	144 ;			•	
8045 D5	1.45	SEL	RB1	FINIT FIFO-POINTER	
0046 BB2A	3 4 E	MOV	R0,#42		
0048 B92A	147	MOV	R1+#42		
004A C5	148	SEL	RBØ		
•	145 #				
904B 440C	150	JMP	DPOLL	- ISEND BEEF FOR TEST PAS	SED
	151 🕏		. ".		
	152 LVAR:		•	AND GET LVAR	
0040 A8	153	MOU	RO,A		
004E F8	154	MOV	A+R3	F(R3) = LAENDER-VARIANT	E.
004F 37	155	CPL	A		
0050 7254	156	JB3	LUAR1	JUMP IF KEYBOARD ERROR	
0052 3 7	157	CFL	A		
0053 A0	158	MOV	BRB+A	ISTORE COUNTRY TYPE	
0054 FB	159 LVAR1:	MOU	A+83		
9055 02°	160	DUT	DBB∗A	ISEND STATUS	
	161 FLVAR2:	JOBE	LVAR2	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	<u>የ</u> አጸአአን
	162 👬				
0056 BB6F	163 BELL1:	MOV	R3•#6FH	PREPARE REGISTER FOR 8	80 H7
0058 BC&F	164	MOV	R4•#6FH		
005A BD00	165	WŨŲ	R5+ ÷ 0	BFF	F
305C BF1E	166	MOV	R7+#30	ILENGTH = SAAKS	
005E 4464	167	JMF'	TONES		
	168				
	169 🕴				
	170 (******	******	********	经安定股票 张明 电电影 医电影 医电影 医电影 医电影 医电影 医电影 医电影 医电影 医电影	****
	171 #		,		
	172 #			•	
	173 🕴	MAM SE	VD POLL ***		
	174 :				
	175 ******	*****	***********	**************	
	176 :				e or or or or or
	1.77 \$				
0660 8821	178 FOLL:	MDU	R0+#21H	ISET POINTER-REGISTER TO) CTAD
062 BA98	179	MOV	R2,#08H	FSET BIT-COUNTER) DIHK
664 BB00	180	MOV	R3+#00H	FULL OIL GOOM ER	
066 B902	181	หถุบ	R1+#02		
068 8903	182	DRI_	P1:#00000011B	*COLL OUT	
06A-14E9	183	CALL	MAIL	FFOLL-OUT	
06C 9901	184	ANI.	P1+#000000018	FUATT 25HS	
The service of the se	185 #	ant.	(LF #000000016		
	186 F				
	AUG F				
			·		2
Third Party Supp	ort Center		Date	Chapter F	Page
ima i dity dapp				1	
NCR GmbH - TSC Ulmer Straße 160 - D-		821/4051	ax 8211405462 06.	11.84 HW2 2	.7



SYSTEM INFORMATION

*** WAIT FOR CHARACTER-BIT ***

995E	2398		196	TIME1:	พกบ	A,#89BH	
6076	62		197	3	MOV	TA	SET TIMER TO BMS
8971	25		198		EM	TENTI	JENABLE TIMER
0072			199	* .	STRT	T	
			200	\$			
0073	89			TI2:	T M	A.FI	
	1278		202		JBB	713	FJUMP IF DATA-BIT
	0473		293		JMP	TIZ	4.7
COLUMN CO	9.00		204		3 ¹ 0	(AL 1	
0078	ng eg			ri3:	DIS	TONTI	OUSABLE TIMER
0075			286	1.01	STOP	TCNT	roronous arman
	6965 8965		297		MDV	R1+#05	
	14E9			TIS:	CALL	MATT	FWATT ERIES
007E			209	1 3 W *	TN	A+F1	READ DATA-BIT
	1283		210		JBB	BITI	FJUMP IF DATA-BIT=1
					JAP		
	Ø486 CO		211	T. T. 7. 4. a		8[T0	FJUMP IF DATA-BIT=0
8883				BIT1:	MBV	ArGRO	*READ BIT-MASK
3684			213		ORL.	A+#3	
0085			214	eli ar an an	XCH	A+R3	The same of the sa
9988				BITO:	INC	RØ	*FOINTER + 1
	8989		216		MOO	R1 • #09H	toas e
	1.4E9		217		CALL	MAIT.	SUAIT 85US
9988	EA73		218 219	F	BUNZ	R2+T12	
aaed	FF		228		MAU	A+R7	
	9640		221	.0	JNZ	LVAR	JUMP AND STORE "LAENDER
0090			222		พถบ	ArR3	-VARIANIE
	0383		223		XBI	A-40B3H	FIF "F20 THEN RESET DMS
	C608		224		JZ	RESET	
8			225		10 K2	V S San Co' Lin	
9095	05		226		SEL	FB1	FTEST IF FTFO-FULL
8898			227		MOV	A - 61	
	D33E		228		XRL.	A+#62	
	C643		229		JZ	FJF(II	
ดครุธ			230		SEL	888	
889C			231		หถุบ	AFRE	
669B			232		SEL	RB1	
997E			233		HOU	BRI.A	ISTORE INTO FIFO
007E			234		TNC	R1	TWO WILL AND THE O
00A0			235		SEL	RBO	
	04BE		236		JMP	SENFI	FOUT FIFO-DATA
0047	07111.		237		S. 11.14	MILLER F	FOOT FEED-DATE
SOAT	ce				051	RBO	
99A3				FTFUL:	SEL.		
BBH +	9 456		239	. 11	JIMP .	BELLI	
0044	oe.		248		CO	CO	way to the tenton with the tenton to the ten
90A6				MEXT1:	CLR	FØ	FRESET TONES-FLAG
	0660		242		JMIBE	POLL	JUMP TO NEW POLL IF NO
	76AE		243		JF1	COMM	COMMAND FROM MASTER
DDAB			244		IM	ArDBB	
	0460		245		JMP	POLL	FIF NO COMMAND
BBAE	4400		246	COMM:	JMP	COMMAN	

NCR GmbH TSC

Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty. Date 06.11.84

Chapter HW2

Page **2.8**



SYSTEM INFORMATION

E&M	Augsburg
	TSC

ISC	;						0.0	. —	01 11717	
			250	ř		50	1.57			
3080 F	-			NODAT:	MOV	A•R7				
- 9000 Fr - 9001 Ca			252	132	JZ	NODAT2				
0083 2			253		CLR	Α				
			254		DUT	DBB+A	í	SEND STATU	S "NO KEYE) _a
80B4 8					JMP	BELL1				
9985 9			255	UDDATA.				COMMECTED	1"	
0087 D				MODATS:		RBI	· ·	TEST IF FI	COCHPTY	
0088 F			257		MOV	ArRI		18.51 LE F1	rti min i	
8089 D.	32A		258		XRV.	A+#42				
0088 C	5		259		SEL	RBØ				
OGBC C	SA6		269		3Z	MEXT1	ē	JUMP IF FU	LI_	
00BE 8	6A6		261	SENFI:	JOBE	MEXT1				
9909 D			262		SEL	RB1				
0001 F			263		MOV	A+@RØ	"	GET FIFO-D	ATA	
99C2 9			264		OUT	088•A				
			265		INC	RØ				
00C3 1			266		MOV	A+RØ				
00C4 F						A+R1				
00C5 D			267		XRE	NODAT1				
<i>9906</i> 9			268		JMZ			REINIT FIF	O-POTMTEP	
0008 B			269		MOU	R0+#42	ŗ.	WETMIN LIE	Cr. and Case (12)	
OOCA B	192A		270		MOV	R1,#42				
9900 C	5		271	MODAT1:	SEL	RBØ			a same and	 10
00CD B			272		MOV	₽3≠≑6₽Н	į	PREPARE RE	GISLER FOR	h' ×
00CF B			273		MOV	R4,#BFH		BEER	94	
8001 B			274		MOV	ค5∙#0				
90D3 B			275		MOV	尺ファ亜銀金	<u> </u>	CENGTH = 4	iams	
- 6005 F			276		CFL.	FØ	i	SET TONES-	-FLAG	
			277		JMP	TONE3			100	
99D6 4	+40#				J111	y Super States Not				
			278					W 200		
			279					45	Ø	
			288							
			281		***	RESET ***				
			282	. .		****				
			- 283	5 ∓				6:		
3 0 08 9	PAFT	9	284	RESET:	AML	£2,41111011	1 1 B	FRESET DM5		W
80DA 8			285	5 4	JMP	RESET				
CACALITY S	J (12-12		286							
			292		***	FOM-TEST ***				
			293							
			294			***************************************				
			295							
										×××××
					****	***********	*****	********	*****	កស់កាក់ក
			297							
			298							
00DC 2	17			ROTST:	CLR	A				
000D A	AA		300	1	MOV	82.A				
00DE A			301		MOV	RØrA		8 6		
BODE A				13:	MOV	R1.A		\$R(M-TEST PA	GE Ø
BOEB A			303		MOU	(A)				
00E1 6			304		ADD	A+R0				
				Treat	MOV	RØ+A				
00E2 A			305							
BOE3 F			386		MOV	APRI.				
00E4 1			397		INC	A				
00E5 E	ADF		398		DUM					
00E7 2	400		309		JMP.	Γ4				
			310		50					
Third Pa	rty Si	nnort Co	nter			n	ate		Chapter	Page
				Dhor- 00	1/4051			- 2		-55
NCR Gmbl	7 · 150	D 8000 V	iachura	Phone 82	.1/4U51 740 . Tal	ofox 9211405462	<i>E</i> 44 0	1	LILLO	0.0

06.11.84

HW2

2.9

For Information only without Guaranty.

Ulmer Straße 160 · D-8900 Augsburg — Telex 5 3749 · Telefax 8211405462

Engineering & Manufacturing



SYSTEM INFORMATION

	317 \$ *** WAI	T (R1)*5US + 5US	(IF CLOCK = & MHZ)
00E9 E9E9	323 WAIT: DUNZ	RI-WATT	
10E8 83	324 RET		
188 00 T	70K 3		
		n con terce acc	
	331 ; *** IS 332 ;	R FOR TIMER ***	
	अवस्य । सुरुष्य ।		
0 0 EC 65	339 ISRTIM: STOP	TCNT	
00ED 35	340 DIS	TONTI	
erentar erw	341 •		
00EE 8908	342 ISRT1: H8U	R1• ≑ A8	
00F0 23B0 -	343 MDV	A:#LOW NODAT	
00F2 A1	344 MDU	@R1 + A	
PDF3 19	345 INC	R1	
00F4 C7	346 MOV	A.PRU	
00F5 53F0	347 ANI_	A, #OFOH	
00F7 4300	348 0RL	A,¢HIGH NODAT	. I
00F9 A1	349 MOV	@R1+A	
00FA 93	350 RETR		
7			
3100	356 086	100H	
or do set for	357 ‡	es y s	
3100 AS	358 T4: MOV	R1+A	FROM-TEST PAGE 1
3101 A3	359 MOUP	A-BA	
9102 6B	360 ADD	A+RB	
3103 A8	361 MBU	RؕA	
3104 F9	362 MOV "	A+R1	
1105 17	363 IMC	A 385	
3106 EA00	364 DJNZ	R2+T4	
0108 442D	365 JMP	TEST2	
	366 #		
	367 ‡		
	368 ;		
	369		
9200	37 0 O RG	- 500H	
	371 🕴		
3200 22	372 COMMAN: IN	A.DBB	FGET COMMAND
0201 0304	373 ADD	A:#LOW CTAB	
7203 B3	374 JMFF	₽A	FJUMP TO COMMAND-TABLE
*	375		
	376 💰		
		MMAND-TABLE ***	
	378 •		e e e e e e e e e e e e e e e e e e e
	379 #		
3204 2B	380 CTAB: DB	LOW TEST	20
3205 1C	381 DB	LOW LABVAR	
3206 90	382 NOP	,	Σ.
3207 00	383 MOP		
3298 99	384 NOP		
32 9 5 99	385 NOF	, mark the same	
320A 46	386 DB	LOW TONE	
020B 1A	387 NB	LOW BELL	
wind Bonds Course A C	enter	Date	Chapter Page
nird Party Support Co			

For Information only without Guaranty.

Engineering&Manufacturing

NCR E&M Augsburg

NCR DECISI♥N MATE V

SYSTEM INFORMATION

		390	;						
				****	******	****	*******	******	***
		392							
		393	;						4
		3 94	;	*** C0	KMAND'S **	¥			
		395	F						
		396	;						
		397	*****	****	*****	****	*******	******	***
		398						•	,
	8902		DPOLL:	MOV	R1+#02H				
	8903	499		ORL	F1, #00001	3011B		ND FOLL	
	14E9	401		CALL	WAIT		: WA	IT 25US	
	990 <u>1</u>	402		ANL	P1 • #88888	9991B			
	8916	403		አውላ	R1,422		; WA	IT 140US	
	14E9	484		CALL	WAIT				
ı≥18	0460	405	_	JMP	POLL.				
		406							
2011	0.05	407		11.25	#1. #FF				
JZ1A	୭45୪		BELL:	JMP	BELL1		#SE	MD BELL-T	DNE
		4 0 9							
304 C	861C	410		(Orber	LACTICATI	# (1 A T T	- Total (- 25/22722427	Pilleren va	01 5455
			LWDVAR:				TILL OUTPUT-		
	883F 2380	412 413		MOU		FRENU	= ADR. FOR "	LAENDER-UP	HIAMIF.
1222		414		MDV	A•#80H		• D.		4.5
1223		415		MOV MOV	STS+A		*512	T USER-FL	AB
1223		416		nuv OUT	A•0R0 DB8•A		WI ACUBED HAD	TANTE	
	8625	· ·-	VAR1:	JOBF	VAR1	FURNU	"LAENDER-VAR	THRIE	
)227		418	AHUT.	CLR					
7228		419		MDV	A STS∳A		:cı	EAR USER-	CI AC
	9469	420		JMP	POLL		* ()	EHN BOEN-	r (i+10
· · . · ·	5 10 0	421	:	Offi	(0/2/2				
		422							
3228	9415		TEST:	JMF	TEST1				
		424			1 12 13 1 12	٠.			
122D	AP		TEST2:	MOV	R1 +A		180	M-TEST PAR	GE 2
122E		426		MOUP	A, CA				J
122F		427		ADD	A+R0				
230		428	,	MOV	RØ+A				
231	FĢ	429		MDŲ	A.RI				
232	17	430		INC	A				
233	EA2B	431		SMLO	R2+TEST2				
		432							
235		433	T6:	MOV	R1+A		FRO	M-TEST PAG	GE 3
236		434		ROUP3	A+@A				
237		435		ADD	A • F:0			•	
238		436		MOA	RØ+A				
239		437		MOV	A.R1				
23A		438		INC	A				
238	EA35	439		DUNZ	R2•T6		•		
230		440		¥ŨÛ	A.RA				
23E	9642	441		JNZ	ERRO2		2 110	MP IF ROM-	בסמימי.
					= · •		* 700	יי גר אטאי	たれんじん
hird	Party Sun	port Center				Date		Chapter	Page
4	y oup	Por Conten		21/4051		1	•	1	



TSC

NCR DECISI♥N MATE V

SYSTEM INFORMATION

0240 0432	442	JMF	08.	
	443 :			
0242 2300	444 ERR02:	พถบ	A, #ROMER	
0244 0434	445	JMF	0x+5	
	444 *		- 1.	
0047 0747	451 *	acres.	TOME	
9246 D646	452 TOME:	JMIBF	TONE	Programme and analysis of the state of the s
8248 22	453 454	IN N	A, DBB	GET TONE NUMBER
6249 03E0	454 455	ADD	A•#0E0H R3•A	
0248 AB 0240 030D	455 456	MOU ADD		
			A+#0CDH	,
-024E F678 -0250 FB	45 <i>7</i> 458	JC MOV	0UTSD A•R3	
0251 E7	459	RL		
0251 E7 0252 0300		ABB	A ALOU COTAD	"PALETH ATC ANDOCCC CON TAD
	460 CALAD:	MUA HOD	A:#LOW FRTAB	*CALCULATE ADDRESS FOR TAB
8254 A8	461 440		RØ+A △-8A	
0255 E3	462 447	MOVES MOU	Ar@A Arta	
0256 AB 0257 AC	463 464	MOV MOV	R3+A R4+A	
0257 AC 0258 18	465	INC	84.4 88	
0259 F8	466 466	MOV	A+R0	
025A E3	467	MOVP3	A+@A	
0258 AD	468	novra MDV	R5.A	
	469 469	HOV	RórA	
025C AE	470 ;	1.15.10	AOFH	
	471 7			
	472 ‡			
anen nven	473 TONE2:	IALT DE	TONE2	
025D D65D 025F 22	474	JMIBF IN	Av DBB	FORT TONE LENGTH
0260 03E0	475	ADD	A+#0E0H	ARE FORE TEMBER
0262 17	476	INC	Arvemen	
0263 AF	477	MOV	87.A	
0264 2300	478 TONE3:	MOV	A+#00	
0266 62	479	MOV	TrA	
0267 35	488	DIS	TONTI	
0268 55	481	STRT	T	FSTART 20MS TIMER
0266 JJ 0269 FD	482	MOV	A+R5	rolani Zemo ilman
026A 9696	483	JMZ	TGENH	
026C FB	484	MOV	A+R3	
	485	JNZ	TGEN	
026D 9678	486 f	7187) () E 14	
026F 1673	487 PAUSE:	JTF	PAUSEI	
0271 446F	488	JHP	PAUSE	
0273 EF6F	489 PAUSE1:		RZ*PAUSE	
0275 65	490	STOP		•
	470 471	JHP	TCNT POLI.	
0276 0460	471 492 :	อกก	FULL.	
	472 + 493 +			
P278 27	494 OUTSD:	CLR	۸	
			A CALAD	
0279 4452	495 496 ;	JMP	CALAD	
007D 04CE		AMI	ውጣኒ መተተተቀቀቀውም	ICOCAMED ON
027B 9AFE	497 TGEN:	ANI_	P2+#11111110B	ISPEAKER ON
0270 168D	498 400	JTF	CHKLT	
027F 00 0280 00	499 500	MUE.		
<u> </u>			Coto	Chapter Desc
Third Party Support Ce		/AO51	, Date	Chapter Page
NCR GmbH · TSC Jimer Straße 160 · D-8900 Ai	Phone 821/ 2 Juasbura – Telex 5374		3211405462 06 1	1.84 HW2 2.12
Engineering & Manufacturing	For Informa			1.04 IMC 2.14

YCR			NCF	R DECISION MATE V
&M Augsburg TSC			SYS	STEM INFORMATION
0281 EB81	501 # 502 L00P1:	DUNZ	F3+L00F1	#"DN"-TIME
0207 CD01	503	MOV	R3+A	e pare egral.
8284 8A81	504	ORL	P2+#00000001B	ISPEAKER OFF
0286 00	505	MOF		•
0287 00	50 <i>6</i>	NOF		
	507 F			•
0288 EB88	508 LOOP2:	DUNZ	R3+L00P2	f"OFF"-TIME
028A AB	509	MOU	R3.A	FRELOAD TONE FREQUENCY
028B 447B	51.0	JKP	TGEN	
SIS-II MCS-40	3/UPI-41 MACRO AS	SÉMBLER:	• V3.8	PAGE
FYBOARD-INTE	RFACE AMF-DMINTEØ	102-00		
FOC OB1	LINE	SOURCE	STATEMENT	
	511 ;			
	512 *	Es. 11.128	071.40004	ADVISOR TOUR A SUDTI
028D EF81	513 CHKLT:		R7.L00P1	FCHECK TONE LENGTH
028F 8A01	51 4 51 6	ORL	P2, #0000000018	*DEADY
0291 65	515	STOP	TCMT NEXT11	FREADY FJUMP IF CHARACTER
0292 8689 0294 0460	516 517	JF0 JMP	POLL	FITHER TO FUNHATURE
8274 8468	518 F	Jnr	F (J)1_	-BFEB
	519 F			
0296 9AFE	520 TGENH:	ANI_	P2.#111111108	ISPEAKER ON
0298 1682	521	JTF	CHKL1	
029A 00	522	NOF	Safe 1 1 1 Same die	
029B 00	523	MUP		
029C EB9C	524 LOOP3:	DUNZ	83+L00P3	F"DN"-TIME
029E ED9C	525	DUNZ	R5.L00P3	
ASAB FC	526	MOV	A+84	
02A1 AB	527	MUU	R3•A	
82A2 FE	528	MOV	A+R6	
92A3 AD	529	MUU	R5+A	
02A4 8A01	530	ORL .	P2,\$00000001B	ISPEAKER OFF
02A6 00	531	NOP		
02A7 00	532	MOP	e e	
	533 #	e	m.m. 1 8 0 8 1	. A COMPAN TELE
02A6 EBA6	534 L00P4:		R3+L00P4	F"OFF"-TIME
02AA EDA8	535	DJNZ	R5+L00P4	
02AC FC	536 537	MDV MBU	A+R4	
02AD AB	53 <i>7</i> 538	₩QŲ	R3+A A+R6	•
02AE FE	538 538	MOV	R5+A	
02AF AD 02B0 4496	540 540	JMP	TGENH	
<i>a</i>	541 ; 542 ;	Jen	(0 0 - 11 1	
0282 EF9C	543 CHKL1:	ZNLQ	R7:L00P3	CHECK TONE LENGTH
0284 6A01	544	ORL	P2, #000000001B	in the same remains the control of the control of the same of the
8286 65	545	STOP	TENT	
0207 0440	544	IMP	enri	

ı	to the term of the				
		547 🕻			
	02B9 04A6	548 NEXT11: JMP	MEXT1		
	Third Party Support C	enter ⁵⁴⁹	Date	Chapter	Page
١	NCR GmbH · TSC	Phone 821/4051	-		ļ
l	Ulmer Straße 160 · D-8900 A		1 1/2 14 01		
I	Engineering&Manufacturing	g For Information only v	without Guaranty. U0.11.04	HW2	2.13

POLL

JMP

546

02B7 0460



SYSTEM INFORMATION

TSC		10	1.	0101			(110)
	550 🖡			10.0			
9309	551	ORG	300H				
9300 00	552 FRTAB	: BB	<i>ฅ</i> ฅ•ฅฅ				
0301 00							
9392 88	553	80	900U.94	* *		4 4 (24)77	
	.)))	uo .	988H+94		81	110HZ	
9 3 9 3 9 4							
830 4 55	554	DB	055H+04				
0305 04							
0306 24	555	80	024H+04	# 1-	1		
0307 04							
	ccr	nn.	ariu ar		r.		
0308 F6	558	90	8F6H+83	P	C		
0309 03							
030A CC	557	0.6	000H+03				
030B 03							
636C A4	558	08	8A4H+63		D		
	000	W-0	36.444.63	•	· ·		
030D 03		8	(*)				
∂30E 70	559	DB	07CH • 03				
030F 03							
0310 59	560	96	859H+83	1	È.		× ×
0311 03	12		0 3 5				
9312 37	561	90	937H+93		F		
	no r	00	95/## 9 5		L		
0313 03							
				*			
G746 47	- 562	08	017H+03				
0314 17	102		13 a, 7 11 4 5/12				
0315 03							•
0316 F9	583	D8'	0F9H+02	Ţ.	ß		
0317 02							
9318 DB	564	90	908H+92				
	State 1	New York	and the second second				
0319 02	سوريس	P.F.	and an an	# **	Δ.	228HZ .	
831A C1	565	90	0C1H+02		A	<u>ನನ್ನಾಗಿದೆ</u>	
031B 02							
031C A8	566	08	8A8H+82				
031D 02	# ·	0 16	*				
	517	80	698H+62		Н		
031E 90	567	υp	ರ್ವರ್ಣಕಲ್ಪ	-	- • •		
031F 02			25		" JF		
9320 79	568	68	079H+02	f	C1		
0321 02							
	569	90	0634+02				
0322 63	207	52.52	owerran.				
0323 02			Amer		-		
0324 50	570	DB	050H•02	ŕ	01		
0325 02 ··							
0326 3C	571	DB	03CH+02				
	/ Ji.	14-14-	979 9 9				
0327 02	pro ma pa	6.5	annu nn		F-4		
0328 29	572	90	029H+0 2	ŧ	Ei		
0329 02			#8 m				
932A 19	573	DB	019H • 02	#	F1		
	8	4					
9328 92	576	90	009H+02				
A32C 09	574	0.0	887 57 82				
032D 02		*	7 9	2 10	9 F		
032E FC	5 7 5	08	0FCH • 00	ř	61		
032F 00						660	
	576	80	0EDH+00			- U	
0330 FD	J/ G		Sartia Art C. T. Carlot				
9331 <i>9</i> 9		w		9		2 2 CM	
0332 E0 🦠	57 <i>7</i>	0B	0E0H+00	i	A1	440HT	
0333 00							
Historian and the second				<u> </u>			-
Third Party Support C	enter		į	Date		Chapter	Page
mile raity Support C							

For Information only without Guaranty.

Engineering & Manufacturing

NCR			1	NCR DE	ECISION M	ATE V
E&M Augsburg TSC				SYSTE	M INFORM	ATION
6334 D4	578	. DB - 91	044-00			
0335 00 0336 07	579	80	C7H+00	Ŧ	H1	
0337 00 0338 80	580	08 9	BCH+00	•	63	
0339 00 033A B1	581	D8 9	B1H+00		,	
0338 00 0330 A7 033D 00	582	80	A7H.00	f	02	
833E 90	583	98 9	PDH • 00			
033F 00 0340 94	584	90	I94H+00	‡	£2	
0341 00 0342 8C	565	80	60 • H33		F2	
0343 00 0344 84	586	DB - 8	164H+00			
0345 00 0346 70	587	80	7CH+00	,	62	
0347 00 0348 75	588	DB 6	175H • 00			
0349 00 034A 6E	589	90 80	36EH•00	ŗ	A2 888	HZ
034B 00 034C 68	598	DB 6	968H+99			
034D 00 034E 62	591	98 9	362H•00	;	Н2	
034F 00 0350 50	592	DB 4	05CH•00		03	•
0351 00 0352 57	593	08	057H+00			
0353 00 0354 52	594	DB	052H+00		D3	
0355 00	5 95 ‡					
	596 f 597	END				
USER SYMBOLS BFLL 021A	BELL1 0056		86 BIT	1 0063	.CALAD 0252	
COMM 80AE FRRO2 8242	COMMAN 0200 FIFUL 00A3	COMO 00	39 CON 7UG GOT		CTAB 0204 INIT 0009	
LNDVAR 021C MEND 003F	LOOP1 0261 NEXT1 00A6		68 LOO 69 NOD	AT 0080	- LOOP4 02A0 NODAT1 00CC	
OUTSD 0278	PAUSE 026F		273 FOL 100 STA		RAMER 0080 Ti 0019	
ROTST 00DC T4 0100	SENFI 00BE T6 0235	TEST 02	2B TES	T1 0015	TEST2 0220	
TJ2 0073 VAR1 0225	TI3 0078 W1 0035		97C TIM 9E9		TONE 0246	
CHKL1 0282 DPOLL 020C	RESET 00D8 T2 0026	CHKLT 028				
DPOLL 020C ISRT1 00EE LVAR 004D NODAT2 0087	TGEN 0278 TONE2 0250	ERROI 002 ISRTIM 005 LVARI 005	C TGENI		,	
Third Party Support	Center	· · · · · · · · · · · · · · · · · · ·	D	ate	Chapter	Page
NCR GmbH TSC Ulmer Straße 160 D-890(Engineering & Manufacturi	Phone 8 O Augsburg Telex 5 C	21/4051 3749 · Telefax 8211 mation only without	403402	06.11.84	HW2	2.15




SYSTEM INFORMATION

F235

16-BIT PROCESSOR WITH PIC (K235) (F235)

Interrupt 16-Bit System



S1 -1 to S1 -2 IRQ5 S1 -1 to S1 -3 IRQ6 S2 -1 to S2 -2 IRQ2A S2 -1 to S2 -3 IRQ2

Switches, 16-bit processor with interrupt controller

Install wire jumper in location R5 only when IC (8087) is not mounted in location B1.

Third Party Support C	enter
NCR GMbH TSC	
Himor Strake 160 D 2000	Augebur

Engineering & Manufacturing

Phone 821/4051 Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty. Date -

06.11.84

Chapter

Page

HW2 3.1 3.8



SYSTEM INFORMATION

Description of 8088 Interrupt System

1. Precondition: - Multilayer Controllerboard (stamp on the lower side of slot one ore above keyboard

olug

- F/K230 V003 (603-6091361) with integrated

8259A interruptcontroller

2. Supported Kits:- K210 Centronics I/F

- K211 RS232 printer I/F

- K212 RS232 communication I/F

_ K801 RS232 switchable I/F

- K803 Real time clock

- K806 Mouse I/F

- K804 IEEE 488 I/F (only HW prepared)

3. Interrupts: - 8253 timer 2, 16 bit counter, 2uS to 130mS

- 8741 keyboard interrupt

- 8272 (uPD765) flex disk interrupt

- Peripheral interrupt(bus pin c 31 on slot

2 - 6) for K803, K804 and K806

- IRQ 3/4 for K211 or K801 on slot 3 and 4

- IRQ 5 for K210, K212 or K801 on slot 5

- IRQ 2A for integrated Winchester Disk

4. Description - 8259A Interruptcontroller, portadress 90 H

- Interruptvectors (IBM like)

Address	Interrupt No.	NCR-DM-V	IBM
20 – 23H	8	8253 timer 2	timer
24 - 27H	9	8741 keyboard	keyboard
28 – 2BH	Α	bus pin c31 slot 2-6	bus
2C-2FH	В	IRQ 3 RS 232 slot 3	RS232 sec
30-33H	C	IRQ 4 RS 232 slot 4	RS232 prim
34 – 37H	D	IRQ 2A (intern. Fix Disk)	Fix Disk
38-3BH	E	8272 Flex Disk Contr.	Flex Disk
3 C- 3FH	F	IRQ 5 Printer	Printer

The interrupts must be enabled individually by an application program. The interrupt priorities must be defined by application program. If K 803, K 804, K 806 are used together, after interrupt, the software has to check the interrupt status, to see which interrupt was set. The interrupts are maskable IBM like. If any interrupt is enabled the peripheral must be inserted in the DM V, to avoid failures (interrupt will be set by pull up).

Third	Party	Support	Canter

			50.
06.	1	1	.84

Date



SYSTEM INFORMATION

5. Software

The operating systems will not support interrupts. If an application requires interrupts, the individual interrupt inputs must be enabled. After each application the interrupts must be disabled, or system failures will be occur.

6. 8259A Interruptcontroller

Description: see Intel data book.

7. Diagnostic

In case of interrupt failure the level 0 diagnostic LED 4 lights.

8. Peripheral Interfaces

K210, K211, K212, K801 and K804 can be used without modifications.
K804 must be internally switched to support interrupts.

9. Connections

int-No.	name	from	pin	over pin	to	pin
8	TIMINT	timer 8253	17(tout2)	J107-b8	8259	18(irq0)
9	KEYINT	keyb. 8741	35(P24)	J107-b7	8259	19(irq1)
Α	INT/	busint	c31(J2-6)	J107-c31	8259	20(irq2)*
В	IRQ3	bus-Plug 3	a2 (J3)	J107-b3	8259	21(irq3)
С	IRQ4	bus-Plug 4	a2 (J4)	J107-b4	8259	22(irq4)
D	FIXDISK	bus-plug 2a	a2 (J2A)	J107-b31	8259	23(irq5)
E	FLEXINT	7272 (765)	18 (int)	J107-b6	8259	24(irq6)
F	IRQ5	bus-Plug 5	a2 (J5)	J107-b5	8259	25(irq7)
					*inve	erted

all interrupts active high , businterrupt INT/ active low

10. Programming

After the level zero diagnostic following initialization of the 8255 must performed: interrupt table entry 20 hex interrupts are level triggered all interrups inputs are disabled the 8259 needs an end of interrupt command

Third Party Support Center		Date	Chapter	Page
NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg	Phone 821/4051 Telex 53749 · Telefax 8211405462	06.11.84	HW2	3.3
Engineering&Manufacturing	For Information only without Guaranty.			

SYSTEM INFORMATION

use of the interruptcontroller: mask-unmask interrupt inputs:

Adress 91H data 0= unmask interrups 1= mask interrup


* D7 * D6 * D5 * D4 * D3 * D2 * D1 * D0 *
91H
* IR7* IR6* IR5* IR4* IR3* IR2* IR1* IR0*

End of interrupt command (EOI)

Address 90H Data 20H

This command 20H is a NON Specific - EOI Command that means the current interrupt will reset.

11. Schematic



Third Party Support Center		Date	Chapter	Page	
NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty	06.11.84	HW2	3.4	,



SYSTEM INFORMATION

	а	ь	С
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 32 32 32 32 32 32 32 32 32 32 32 32	+5V OPT2 RESET/ IOW/ MEMW/ D1 D3 D5 D7 READYDMA EOP/ INTACK/ DBTRI/ THOLD/ PCLK/ LGRD BA19 BA17 A15 A13 A11 A9 A7 A5 A3 A1 IFSEL3/ IFSEL1/ DRQ1 DACK1/ WAIT/ LGRD	+5V IRQ2 IRQ3 IRQ4 IRQ5 FLEXINT KEYINT TIMINT IRQ6 READYP HOLD SWITCH16/ HOLDA16 16 BITAV/ STDMARQ/ LGRD 16 BIT SET / INTCSL / MEMRQ/	+5V +12V RESETIN/ IOR/ MEMR/ D0 D2 D4 D6 ABTRI/ IFSEL4/ DIR HLDA CLK1 TRAMD/ BA18 BA16 A14 A12 A10 A8 A6 A4 A2 A0 IFSEL2/ IFSEL0/ DRQO/ DACKO/ INT/ LGRD

Pin assignments P7AA to P7AC (16-bit processor 8088, interrupt controller 8259A)

PROGRAMMABLE INTERRUPT CONTROLLER

PIN CONFIGURATION



THE HAMES					
D7 - D0	Data Bus (Bi-Directional)				
ÃŌ	Read Input				
WA	Write Input				
A ₀	Command Select Address				
CAS2 - CASO	Cascade Lines				
SP/EN	Slave Program Input/ Enable Buffer				
INT	Interrupt Output				
INTA	Interrupt Acknowledge Input				
1R0 - IR7	Interrupt Request Inputs				
टड	Chip Select				

Third	Party	Support	Center

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty. 06.11.84

Chapter


Page

HW2



SYSTEM INFORMATION

SCHEMATICS



16-Bit Processor with PIC (K235) 017-0033502 Rev. A 1 of 3

Third Party Support Center

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty. Date

Chapter


Page

06.11.84

HW2



SYSTEM INFORMATION



_ 0. 0

Third Party Support Center

NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing Phone 821/4051 Telex 5 3749 Telefax 8211405462 For Information only without Guaranty. Date **06.11.84**


Chapter

Page

HW2



SYSTEM INFORMATION



3 of 3

Third Party Support Center	Third	Party	Support	Center
----------------------------	-------	-------	---------	--------

MCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty. Date 06.11.84 Chapter HW2

3.8

Page



SYSTEM INFORMATION

2 746502

1746501

174LS74

174LS393

1 74LS240


1 74LS 244

174LS24T

4 2242

5 My poil Sochel
3 20 pol Sochel

C3282 Fix Disk



NCR 3282 Fixed Disk Interface 017-0027022 Rev. D

Third Party Support Center

NCR GmbH TSC

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 5 3 7 49 · Telefax 8211405462 For information only without Guaranty Date

Chapter

Page

06.11.84

HW3



SYSTEM INFORMATION

SOFTWARE

Third Party Support Center

PICR GmbH · TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing Phone 821/4051
Telex 53749 Telefax 8211405462
For Information only without Guaranty

Date

Chapter

Page



SYSTEM INFORMATION

SOFTWARE

COLORGRAPHIC WITH CP/M 80 SW2-1.

SW2-2. GRAPHICS CONTROLLER BOARD

SW2-3. HOW TO GENERATE A DBASE FILE THAT CAN BE USED WITH DR-GRAPH.

SW3-1. HOW TO CHANGE CPI ON THE NCR6455 UNDER MS-DOS

SW3-2. HOW TO CHANGE CPI ON THE TCR6411 UNDER MS-DOS

SW3-3. HOW TO CHECK PRINTER ERRORS WITH CENTRONICS INTERFACE FOR THE FX80/100 OR NCR 6411.

SW5-1. DM 5 CONTROL CODES FOR INSTALLING MULTIPLAN

SW6-1. HOW TO FIND OUT WHETHER A SYSTEM HAS A MULTI-LAYER MAIN CONTROL BOARD.

SW6-2. THE PROGRAMMABLE INTERVAL TIMER

COMMUNICATION

Third Party Support Center

NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg Telex 5 3749 · Telefax 8211405462 Engineering&Manufacturing

Phone 821/4051 For Information only without Guaranty. Date

Chapter

Page



SYSTEM INFORMATION

\underline{C} \underline{O} \underline{L} \underline{O} \underline{R} \underline{G} \underline{R} \underline{A} \underline{P} \underline{H} \underline{I} \underline{C} with $\underline{CP/M-80}$

NCRGRAF color patch with MBASIC - POKE

With the MBASIC statement POKE it is possible to patch NCRGRAF 1.1 (for interpreted BASIC, not for compiled BASIC) to programm color graphics.

POKE &HB88D,0

green plane

POKE &HB88D,64

red plane

POKE &HB88D, 128

blue plane

The next GPOINT all sets the cursor in the color plane selected by the poke statement, and every color command will be drawn in this plane until the next POKE &HB88D-GPOINT-sequence.

A GINIT or a GCLEAR statement will not reset the color.

In a sequence of GLINE commands the end of the line is the new cursor and must not be set with GPOINT. To change the color during such a sequence a GPOINT statement must be inserted after the poke statement.

Graphic figures which should be drawn in mixed colors (cyan, magenta, yellow and white) must be drawn two (or 3) times at the same position with the same parameters in the corresponding color planes:

cyan magenta = blue and green
= blue and red

vellow

= red and green

white

= red and blue and green

The following example shows the drawing of a cyan circle.

EXAMPLE:

30....

40 POKE &HB88D,0

'SELECT GREEN PLANE

50 X=100 : Y=200 60 CALL GPOINT(X,Y)

70 R = 50

80 CALL GCIRCL(R)

'DRAW A GREEN CIRCLE 'SELECT BLUE PLANE

90 POKE &HB88D, 128 100 CALL GPOINT(X,Y)

110 CALL GCIRCL(R)

'DRAW A BLUE CIRCLE

On monochrome DM V red or blue figures will be drawn in green. If a figure is drawn in complement mode (GMODE = 1) and two color planes (cyan, magenta, yellow) then this figure will be invisible on a monochrome CRT, because the drawing of the second plane will delete the first one.

Third Party Support Center		Date	007 - 200 - 20	Chapter	Page
NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg	Phone 821/4051 Telex 53749 Telefax 8211405462		11.5.84	SW2	1.1
Engineering & Manufacturing	For Information only without Guaranty.	500			-



SYSTEM INFORMATION

GRAPHICS CONTROLLER BOARD

-GENERAL

The Graphic Controller Board is built up with the NEC 7220 GDC (Graphic Display Controller) which operates in Mixed Mode. The GDC controls a 16k*16bit video memory for a monochrome display, in color there are three memory planes of this size.

-MIXED MODE

*In Character Area the frame is 25 character lines by 80 characters. Upper and lower case characters are displayed in a 6*9 dot pattern in a 8*16 dot matrix which allows for descended lower case characters (see Appendix A for ASCII character table and character set). Characters and background can be defined independently in 8 colors: black, white, red, green, blue, yellow, magenta, and cyan.

*In Graphics Area the dot raster is equidistant in X- and Ydirection with 640H*400V pixels resolution. Pixel distance is about 0.3375mm (=0.0132 inch). In color each dot position can be drawn in any of 8 colors. The bit mapping of the video memory is shown in the following figure:

dot column	0			//			639
dot row 0	! D0 ! D0	word#0 word#40	D15! D15!	-,,,	! D0	word#39	D15!
	=					19 790	- <u>!</u>
	! !						!
dot row 399	!			ets s	! D0	word#15999	
401 100 377	·			//		WOI'U#1399	

*Switching between both areas can be achieved by modifying bit 7 in parameter RAM byte P3 (and P7).

-MEMORY MODIFICATION

Each modification of the video memory lasts 0.8 usec, first the memory is read into the GDC then modified and written back. The modes of modification are:

- * Zera
- * Set
- * Replace
- * Complement

Third Party Support Center		Date	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing	Phone 821/4051 Telex 53749 · Telefax 8211405462 For Information only without Guaranty.	11. 5. 84	SW2	2.1




SYSTEM INFORMATION





ACTUAL MEMORY

MODIFICATION



-CHARACTER GENERATOR AND ATTRIBUTE LOGIC

The DMV contains two character generators with each up to 4kByte ROM.

*One is placed on the Graphic Controller Board and is automatically accessed in character area by the lower data byte of the memory (ASCII-code).

The higher data byte is stored into the attribute register which is valid for one character and available only in character area.

*Attributes:

monochrone

color

a)

Video Memory Bit	8	inverse	half intensity
		blink enable	blink enable
	10	half intensity	front color red
	11		front color green
100 100 100 100 100 100 100 100 100 100	12		front color blue
	13		back color red b)
	14		back color green b)
	15		back color blue b)

- a) standard value in color is E8 hex (back black, front green).
- b) back color attribute bits are negative logic levels.

Attributes can also be directly set with escape sequences in the command level of the operating system. (see table: Terminal Function Codes)

*Another character generator placed on the main board is accessible in the CPU's ROM address area from 1000hex to 1FFFhex. This can be used for character representation in graphic area. Instead of ASCII codes, 16 bytes of raster line information from this generator have to be sent to the video

Third Party Support Center		Date	Chapter	Page
NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing	Phone 821/4051 Telex 53749 Telefax 8211405462 For Information only without Guaranty	11. 5. 84	SW2	2.2



SYSTEM INFORMATION

memory to form one character correctly.

I/O-Address:

ROMSEL = 11hex

RAMSEL = 10hex

Note: No attributes are possible in graphic area.

-VIDEO TIMING

*The Video Timing is fully programmable by the GDC. During initialisation of the DMV all timing values are defined for correct operation of the monitor.

CAUTION!

Do not alter any of the video timing parameters!

Redefining any of the parameters succeeding the RESET, SYNC, and VSYNC command may cause damage on the CRT monitor board. Also the surrounding hardware logic will not accept any modification of the video timing.

-GRAPHICS DRAWING

The GDC supports drawing of

- * horizontal, vertical lines
- * vectors
- * rectangles
- * arcs, circles
- * graphic characters
- * line, area pattern
- * drawing in 8 directions

For detailed programming information refer to NEC GDC 7220 Product Description.

-INTERFACE TO THE CONTROLLER BOARD

- * 8 bit data bus
- * address bits BAO, BA1, BA2
- * fifo buffer
- * read, write control
- * dma request GDRQ2 and acknowledge DACK2/

I/O hex address:

A0	read status register
A1	read fifo
A0	write parameter into fifo
A1	write command into fifo
A2	write display zoom factor

Third Party Support Center		Date -	Chapter	Page	1
NCR GmbH TSC Ulmer Straße 160 · D-8900 Augsburg	Phone 821/4051 Telex 5 3 7 49 · Telefax 8211405462	11.5.84	SW2	2.3	-
Engineering & Manufacturing	For Information only without Guaranty.				1



TSC

NCR DECISION MATE V

SYSTEM INFORMATION

Status Register:

Bit	0	data ready
	1	fifo full
	2	fifo empty
	3	drawing in progress
	4	dma execute
	5	vertical sync active
	6	horizontal blank active
	7	light pen detect

The graphic controller board is directly connected onto the controller board with two connectors, J/P 113, and J/P 114. Pin assignment:

P114	a	c		P113	a	C
1	+5V	+5\		1	+50	+50
2	LGRD	LGRD		2		
3	LPEN	LPENSW		3	D1	D0
4	+12V	+12V		4	D3	D2
5	+12V			5	D5	D4
6				6	D7	D6
7				7		
8				8	HSYNCX	HSYN
9				9	VSYNCX	LGRD
10				10	BA1	BA0
11				11 % n		
12				12	GDCI OW/	GDCI OR/
13		, i		13	DACK2/	GDRQ2
14				14		
15				15		WCLK
16	LGRD	LGRD		16	LGRD	LGRD

-GDC FEATURES

*Split screen: Character and graphic area can be mixed within

one image (display partition area 1 and 2

programmable with the PRAM command).

*Scrolling

*Paging: In character area the capacity of the video

memory allows storing of 8 video pages.

*Panning: The top left corner of any image cutout is

shifted to the top left corner of the screen.

Normally used together with zooming.

*Zooming: a) for graphics character writing (factors

1 - 16)

b) for display 1 to 16 (only for DMV with change level > 35>

Third Party Support Center		Date		Chapter	Page
NCR GmbH TSC	Phone 821/4051		11. 5. 84	SW2	2.4
Ulmer Straße 160 · D-8900 Augsburg	Telex 5 3 7 49 Telefax 8211 40 5 4 6 2			100	
Engineering & Manufacturing	For Information only without Guaranty.				İ



SYSTEM INFORMATION

-VIDEO MEMORY ADDRESS RANGE

Hex address:

monochrome

color

0000-3FFF

green

green

4000-7FFF

red

8000-BFFF

blue

-GDC COMMAND SUMMARY

* Video Control Commands

RESET

resets GDC, specifies video display format

SYNC

specifies the video display format selects master or slave mode

VSYNC CCHAR

defines cursor and character row height

* Display Control Commands

START ends idle state and activates the display

BCTRL

controls blanking of the screen

ZOOM specifies display or character writing zoomfactor

CURS sets cursor position in display memory

PRAM start address and length of display areas,

specifies 8 bytes for graphics character

or 2 bytes for drawing pattern

PITCH specifies horizontal width of display

* Drawing Control Commands

WDAT writes data words or bytes into display memory

MASK sets the mask register contents

FIGS specifies parameters for drawing controller

FIGD draws the above specified figure

GCHRD draws graphics characters

* Data Read Commands

RDAT reads data words or bytes from display memory

CURD reads the cursor position

reads the light pen address

Engineering & Manufacturing

Phone 821/4051 Ulmer Straße 160 · D-8900 Augsburg Telex 5 3749 · Telefax 8211405462 For Information only without Guaranty Date

Chapter

Page

11.5.84

SW2



SYSTEM INFORMATION

How to generate a dBase file that can be used with DR-GRAPH:

- 1. Create a dBase file named SDF.DBF
- 2. Enter in dBase II:

Use B: SDF.DBF. Copy to B: SDF delimited with ",".

This generates the file SDF.TXT on drive B.

- Invoke "SDI" that is delivered with SuperCalc. з.
 - Select option B.
 - Enter B:SDF.TXT as source file name.
 - Enter B: SCSD as destination file name.

This creates the SuperCalc file SCSD.CAL on drive B.

- Select option C of the SDI menu.
- Enter B:SCSD.CAL as source file name.
- Enter V upon "output ALL or VALUES (A or V)".
- Enter B:SCSD.SDF as destination file name.
- 4. The file SCSD.SDF can be processed by DR-GRAPH.

11.5.84

Date

Chapter SW2

3.1

Page



SYSTEM INFORMATION

Third Party Support Center

NCR GmbH TSC Ulmer Straße 160 D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051
Telex 53749 Telefax 8211405462
For Information only without Guaranty

Date

Chapter

Page

SYSTEM INFORMATION

How to Change CPI on the NCR 6455 under MS-DOS:

The NCR 6455 can be switched to a different character width (10/12/15 CPI) by escape sequences. In CP/M this can be done via Keyboard. In MS-DOS, the ESC-Key is not scanned, therefore a file has to be generated for each width. Here an example for 12 CPI (Enter only the underlined characters!):

```
DEBUG (CR)
-E100
0A86:0100 00.1B Sp 00. 5D Sp 00. 4△ Sp 00.1△ (CR)
-NCP12 (CR)
-RCX (CR)
CX0000
-4 (CR) (length in bytes)
-W
Writing 0004 bytes
-0
```

A> CONTROL P (turn print on)
A>IYPE CP12 (12 characters per inch)
A>DIR (print directory)

Other printer settings can be achieved in the same way.

The NCR 6455 can be controlled as follows:

ESC J H = 18 5D 48 = Compressed Pitch (15 CPI) ESC J J = 18 5D 4A = Elite (12 CPI) ESC J L = 18 5D 4C = Pica (10 CPI)

Third Party Support Center
NCR GmbH · TSC
Ulmer Straße 160 · D-8900 Augsburg
Engineering & Manufacturing

Sp = Space

SYSTEM INFORMATION

How to Change CPI on the NCR 6411 under MS-DOS:

NCR 6411 printer can be switched to a different characwidth (10/12/17 CPI or proportional) by escape sequen-In CP/M this can be done via Keyboard. In MS-DOS, the ESC-key is not scanned, therefore a file has to be generated for each width. Here an example for 17 characters per inch. (Enter only the underlined characters!):

```
DEBUG (CR)
-E100
0A86:0100
           00.1B Space 00. 51 Space 00. 1A (CR)
-NCP1Z (CR)
-RCX (CR)
CX0000
-3 (CR) (length in bytes)
Writing 0003 bytes
-Ω
A) CONTROL P (turns on print)
A>IYPE CP1Z (17 characters per inch)
A>DIR (print directory)
```

Other printer settings can be achieved in the same way.

The NCR 6411 can be controlled as follows:

```
ESC Q = 1B 51 = Compressed Pitch (17 CPI)
ESC E = 1B 45 = Elite (12 CPI)
ESC N = 1B 4E = Pica (10 CPI)
ESC P = 1B 50 = Proportional
```





SYSTEM INFORMATION

Chapter

Page

How to check the Centronics-Interface for Errors when connected with Epson FX-80/100 or NCR 6411

-K210-

When you are printing with the Centronics-Interface (CP/M Driverprogram) and a error (Paper is empty, Printer is off ...) occurs the Printroutine will hang because the Driverprogram only supports Ready-Busy Handshaking. This is done by checking one bit of Port 61H.

But via this 8-bit wide Port the Printer tells the Centronics-Interface also other information about his status:

Port 61H

Bit #: 7 6 5 4 3 2 1 0 Signal: ERR/ PE BUSY SLCT TEST1 ACK/ OBF TEST4/

The signals are activated by:

ERR/ Paper empty, Deselected or other Error

PE Paper empty

BUSY Data is received or printed, Deselected, ERR/,

Buffer full(NCR 6411), Printerinitialisation

SLCT on Epson always activated; NCR 6411: when ERR/ is not active or SEL-Key is pressed

TEST1 always active (not connected TTL-Input)

ACK/ becomes active for 12us (NCR 6411: 7us) when

Printer is ready

OBF normaly deactivated

TEST4/ always active (Input of TTL-Inverter not connected)

Following States can be detected by combining three signals: (1=active)

	ERR/	PE	BUSY
Ready	0	0	0
Printer is switched off	0	.1	1
Paper empty or Initstatus	1	1	1
or	0	1	0
Busy	0	0	1
Deselected or other Error	1 :	0	1
– must not come –	1	0	0
or	1	1	0

The following two sample programs show the use of the states (MS-BASIC and 8080-Assembler).

Third Party Support Center		Date	(
NCR GmbH - TSC	Phone 821/4051		

NCR GmbH - TSC Phone 821/4051
Ulmer Straße 160 - D-8900 Augsburg Telex 5 3749 - Telefax 8211405462
Engineering & Manufacturing For Information only without Guaranty.

31.08.1984

3.1



SYSTEM INFORMATION

TSC

```
10 'Statecontrol on Printing with Centronics-Interface
20 '
     for Epson FX-80/100 and NCR 6411 / C. ITOH 8510
40
50 DIM M$(5) 'Messages
60 E$=CHR$(27): CI=&H61: CD=&H60
70 P$=E$+"="+CHR$(3+32)+CHR$(0+32)
80 T$="I'm a sentence for testing."+CHR$(13)+CHR$(10)
90
100 FDR J=0 TD 5: READ M$(J): M$(J)=M$(J)+CHR$(23): NEXT
110 DATA "Ok - Selected"
120 DATA "Switched off", "Paper empty or Init"
130 DATA "Deselected or other Error", "Busy"
140 DATA "Damage Status"
150
160 PRINT CHR$(26);"I try to print the sentence: ";T$;
170 PRINT "Press any key to stop printing."
180 FOR J=1 TO LEN(T$)
190 S$=MID$(T$,J,1): GOSUB 230 'Print Substring
200 NEXT: GDTD 180
210
220 ' Printroutine
230 IF LEN(INKEY$)<>0 THEN END
240 PRINT P$;
250 W=INP(CI) AND 224 'only ERR/,PE,BUSY
260 IF W=128 THEN PRINT M$(0): GOTO 320
270 IF W=224 THEN PRINT M$(1): GOTO 230
280 IF W=96 OR W=192 THEN PRINT M$(2): GOTO 230
290 IF W=32 THEN PRINT M$(3): GOTO 230
300 IF W=160 THEN PRINT M$(4): GOTO 230
310 PRINT M$(5): GOTO 230
320 OUT CO,ASC(S$)
330 RETURN
```

Third Party Support Center
NCR GmbH TSC
Ulmer Straße 160 D-8900 Augsburg

Engineering&Manufacturing

31.08.1984

Date





; 8080-Mnemonics

SYSTEM INFORMATION

```
EQU 0005H
               BDOS
0005 =
                        EQU 61H
                                         ; IN-Port (Centronics)
0061 =
               CENIN
                        EQU 50H
                                         ;DATA-OUT-Port (")
0060 =
               CENOUT
               DIRCON
                        EQU 6
0006 =
               PRTSTR
                        EQU 9
                                         ;Print String
0009 =
                        EQU 10
= A000
               LF
                                         ;Line Feed
                        EQU 13
                                         ;<CR>
               CR
= GOOO
                        EQU 23
                                         ;Clear End of Line
0017 =
               EOL
                        EQU 26
001A =
               HOME
                        EQU 27
               ESC
001B =
0100
                        ORG 100H
0100 CD1401
                        CALL INIT
0103 110702
               GETCHAR LXI D.PRTEXT
0106 1A
               NXT
                        LDAX D
                                         :fetch character
                        CPI '$'
0107 FE24
0109 CA0301
                        JZ GETCHAR
                                         ;all char. printed ?
                        CALL PRINT
010C CD2C01
010F D0
                        RNC
                                         ; key pressed ?
0110 13
                        INX D
                                         ;next character
0111 C30601
                        JMP NXT
                        MVI C,PRTSTR
0114 OE09
                INIT
                                         ;Print HTXTO
                        LXI D,HTXTO
0116 112502
0119 CD0500
                        CALL BDOS
011C 0E09
                        MVI C,PRTSTR
                                         ;Print PRTEXT
011E 110702
                        LXI D, PRTEXT
0121 CD0500
                        CALL BDOS
                        MVI C,PRTSTR
0124 0E09
                                         :Print HTXT1
0126 114402
                        LXI D,HTXT1
                        JMP BDOS
0129 C30500
012C D5
                PRINT
                        PUSH D
                                         ;save Registers
                                         ; "
                        MOV B,A
012D 47
012E C5
                        PUSH B
012F CD9701
                PRINT1
                        CALL GETKEY
0132 CA9201
                        JZ PREND
0135 0E09
                        MVI C,PRTSTR
                                         :pos. Cursor
                        LXI D, POS
0137 110202
013A CD0500
                        CALL BDOS
013D DB61
                        IN CENIN
                                         ;get status
013F E6E0
                        ANI 11100000B
                                         ; only ERR/, PE, BUSY
                        CPI 128
0141 FE80
                                         ;nothing active ?
                        JNZ CP1
0143 C25601
```

; Statecontrol on Printing with Centronics-Interface ; for Epson FX-80/100 and NCR 6411 / C. ITOH 8510

Third Party Support Center		Date	Chapter	Page	-
NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering&Manufacturing	Phone 821/4051 Telex 53749 Telefax 8211405462 For Information only without Guaranty	31.08.1984	SW3	3.3	the street or or other or

LXI D, MESGO

OUT CENOUT

POP B

MOV A,B

0146 11A101

0149 C1

014A 78 014B D360



SYSTEM INFORMATION

014F 0153 0156 015B 015B 015E 0161 0164 016C 0171 0176 0177 017C 0181 0184 0187 018A	OE09 CD0500 37 C39501 FEE0 C26101 11B001 C38A01 FE60 C26C01 11BE01 C38A01 FEC0 CA6601 FE20 C27C01 11D301 C38A01 FEA0 C28701 11ED01 C38A01 11FA0 C28701 11ED01 C38A01 11F301 OE09 CD0500	CP1 CP2 CP20 CP3 CP5 CP6 PRMSG	MVI C,PRTSTR CALL BDOS STC JMP PREND2 CPI 224 JNZ CP2 LXI D,MESG1 JMP PRMSG CPI 96 JNZ CP3 LXI D,MESG2 JMP PRMSG CPI 192 JZ CP20 CPI 32 JNZ CP5 LXI D,MESG3 JMP PRMSG CPI 160 JNZ CP6 LXI D,MESG4 JMP PRMSG CPI 160 JNZ CP6 LXI D,MESG5 MVI C,PRTSTR CALL BDOS	;PE,BUSY ? ;ERR/,PE,BUSY ? ;print message ;PE ? ;ERR/,BUSY ? ;BUSY ? ;print message
018F 0192 0193 0194 0195 0196	37 3F D1	PREND2	JMP PRINT1 POP B STC CMC POP D RET	
0199	CD0500 FEOD	GETKEY	MVI C,DIRCON MVI E,OFFH CALL BDOS CPI CR RET	;get key
01B0 01BE 01D3 01ED 01F3 0202 0207 0222 0225	4F6B202D20 5377697463 5061706572 4465736560 4275737917 44616D6167 1B3D232024 49276D2061 0D0A24 1A49207472 5072657373	MESG1 MESG2 MESG3 MESG4 MESG5 POS PRTEXT	DB 'Deselected DB 'Busy', EOL,' DB 'Damage Stat DB ESC,'=',3+32 DB 'I''m a sent DB CR, LF,'\$' DB HOME, 'I try	f',EOL,'\$' or Init',EOL,'\$' or other Error\$' \$' us',EOL,'\$'
				A. Carrier and A. Car

Third Party Support Center	Da	ate	Chapter	Page
		31.08.1984	SW3	3.4
Ulmer Straße 160 · D-8900 Augsburg Telex	5 3 7 4 9 · Telefax 8 2 1 1 4 0 5 4 6 2			
Engineering & Manufacturing , For In	formation only without Guaranty.			7,50



SYSTEM INFORMATION

DM V CONTROL CODES FOR INSTALLING MULTIPLAN

Question			Answer
Sequentially?			Υ
CANCEL			^ C
HOME			&E R
END			^ Z
RIGHT DIR KEY			^D
UP DIR KEY		N.	∞ ^E
LEFT DIR KEY			^S
DOWN DIR KEY			^×
BACKSPACE			^H
DELETE			&×
HELP			.5
RETURN			^M
TAB			^ I
CHAR LEFT			^K
CHAR RIGHT			, ^ L
WORD LEFT			^0
WORD RIGHT			^P
NEXT WINDOW			^W
PAGE UP			^R^E
PAGE DOWN			^R^X
PAGE LEFT			^R^S
PAGE RIGHT			^R^D
NEXT ULCELL		~	^F
REFERENCE			@
RECALC			!
UP SCROLL			^U
DOWN SCROLL		¥3 - 3¥	^J
LEFT SCROLL			&ĔH
RIGHT SCROLL			&EK
BEGIN GRAPHICS MOD	E		N/A
END GRAPHICS MODE	_		N/A
VERTICAL BAR			21 1286
UPPER RIGHT CORNER	2		+
LOWER RIGHT CORNER			+
LOWER LEFT CORNER			4 **
UPPER LEFT CORNER			+ 3 %
TOP HALF OF +			+
BOTTOM HALF OF +			+ =
HORIZONTAL BAR			
CLEAR THE SCREEN			^Z
START CURSOR POSIT	IONING		&E=
UPPER LEFT CORNER		DL 1 2	N
ROW POSITION FIRST		- - • • •	Y a a
ROW NUMBER MODIFIE			5
WHAT VALUE IS ADDE			32
CHARACTERS TO SEPA		. COL	N/A
HOW IS COLUMN NUME			5
WHAT VALUE IS ADDE			32
END CURSOR POSITIO			N/A

1	Third Party Support Center	* * .	Date	Chapter	Page
-	NCR GmbH · TSC Ulmer Straße 160 · D-8900 Augsburg	Phone 821/4051 Telex 5 3749 · Telefax 8211405462	11. 5. 84	SW5	1.1
1	Engineering & Manufacturing	For Information only without Guaranty.	89		



SYSTEM INFORMATION

Question				Answer	
INITIALIZE TERMINAL				N/A	
RESET TERMINAL				N/A	
ERASE TO END OF LINE				&Et	
CLEAR TO END OF DISPLA	Υ			&Ey	
NON-DESTRUCTIVE REVERS	E VIDEO			Υ	
BEGIN REVERSE VIDEO				&EG4	
END REVERSE VIDEO				&EG0	
TURN OFF REVERSE VIDEO				N	
TURN ON KEYBOARD CLICK				N/A	
TURN OFF KEYBOARD CLIC	K		35	N/A	
TURN ON CURSOR				N/A	
TURN OFF CURSOR				N/A	
SOUND THE BELL	V 35			G	
NUMBER OF ROWS		¥7		24	
NUMBER OF CHARACTER CO	LUMNS			80	
NAME OF TERMINAL			NCR	Decision	Mate V

Note: N/A means that this question is not applicable to the DM V -- leave the answer blank.

Date

[^] means that is the CONTROL-KEY.



SYSTEM INFORMATION

How to find out whether a system has a multi-layer main control board:

A multi-layer main board is required for:

- Reset via CONTROL-F20.
- Support of 512 K bytes of memory.

As multi-layer board implementation cannot be detected by the tracer or factor number, determination as to whether a system can be upgraded beyond 256 K bytes of memory may create some confusion.

All systems that have a factory installed multi-layer main board have a diamond stamped at the rear between the NCR logo and the FTZ number. With the diamond, you can read QA and a number.

Third Party Support Center	* a * * #	Date	Chapter	Page
NCR GmbH TSC	Phone 821/4051			
Ulmer Straße 160 · D-8900 Augsburg	Telex 5 3 7 49 - Telefax 82 11 4 0 5 4 6 2	11.5.84	SW6	1 1
Engineering & Manufacturing	For Information only without Guaranty.	11.5.04	340	1 1



SYSTEM INFORMATION

THE PROGRAMMABLE INTERVAL TIMER

Interval timing in the NCR DECISION MATE V is provided by an 8253 Frogrammable Interval Timer. This integrated circuit can be used as three independent 16-bit counters. The Timer is interfaced to the data bus, so that Timer values can be transmitted and read by the microprocessor. In addition, the Timer can be used to generate interrupts at programmed intervals or a single interrupt after a specific interval. Counting is carried out internally by the Timer, either as a binary or a Binary Coded Decimal (BCD) operation. Counting speed is determined by an external clock signal. Counting is achieved by decrementation of a Counter from the value loaded down to zero.

Communication between Timer and microprocessor is via the Port addresses 80H-83H:

Inst	ruction .	Function
OUT	80H	Load Counter O
OUT	81H	Load Counter 1
OUT	-82H	Load Counter 2
OUT	82H	Specify Timer operation
IN	ВОН	Read Counter O
IN	81H	Read Counter 1
IN	82H	Read Counter 2
IN	83H	No operation

All three counters have a clock input as follows:

	Multilayer main PCB	Non-multilayer main PCB
CLK 0:	56 Hz	56 Hz
CLK 1:	23.1 KHz	23.1 KHz
CLK 2:	500 KHz	56 Hz

CAUTION: Counters O and 1 of the Timer provide synchronization signals required by the video display. These two counters are initialized by the firmware of the NCR DECISION MATE V. Under no circumstances should you disturb the contents of these registers, otherwise damage to your computer may result. If you wish to read these

Third P	arty Support Center	9 2	Date	Chapter	Page
!	bH · TSC aBe 160 · D-8900 Augsburg ng&Manufacturing	Phone 821/4051 Telex 5 3749 - Telefax 3211405462 For Information only without Guaranty	06.11.84	SW6	2.2



TSC

NCR DECISION MATE V

SYSTEM INFORMATION

Counters (for example, in order to derive a random number), you should use a Counter Latch, as described below.

You may wish to use Counter 2 in conjunction with the Programmable Interrupt Controller (K235). An external take-off point for this Timer signal is pin b8 of peripheral slot 7.

Counters can be programmed independently of one another. Before a counter is initialized it is in an undefined state. The following programming steps are required, in order to set up a Timer Counter.

One byte must be transmitted to the Timer's Control Register via Port 83H. The value of this byte is made up as follows:

D7 I	04 0	.5	D4	03	D2	D1	DO	via Port
COUNTER	R	Z/W SEL	ECT		MODE		BCD	взн

COUNTER is a two-bit binary value 0-2, denoting the number of the Counter to be accessed. Therefore, to access Counter 2, D7 should be set and D6 zero.

R/W SELECT determines the way in which the specified Counter is to be loaded or read. The type of operation to be carried out (read or load) depends on whether an IN or OUT instruction is being used (the Timer has pin connections for /RD and /WR signals). The significance of the binary value contained in these two bits is as follows:

O Counter Latching (see below)

hardware:

- 1 Read/load more significant byte of Counter
- 2 Read/load less significant byte of Counter
- 3 Read/load both Counter bytes (less significant first)

BCD: if this bit is set, the 16 bits of the selected Counter are used as a 4-digit BCD counter. If this bit is zero, the Counter represents a 16-bit binary value.

MODE may be a binary value 0-5 in three bits. The following modes can be implemented in the NCR DECISION MATE V

O - Following the loading of the Counter, the signal OUTput pin for that Counter goes low, and remains low until the Counter has decremented to zero. The OUT signal then goes high, and remains high until the Counter is next programmed. If you write a new value to the Counter before


Third Party Support Center		Date	Chapter	Page
NCR GmbH · TSC Ulmer Straße 160 · D-3900 Augsburg Engineering&Manufacturing	Phone 821/4051 Telex 5 3749 - Telefax 8211405462 For Information only without Guaranty.	06.11.84	SW6	2.2

SYSTEM INFORMATION


the old count has expired, decrementing resumes from the new value. From the hardware point of view, mode 0 is enabled by a high signal at the Gate for the specified counter. This signal is permanently present at the Gate for Counter 2.

- 2 An OUTput low pulse of one clock is issued upon terminal count. As the Gate for Counter 2 is permanently high, this process repeats itself.
- 3 As Mode 2, except that OUTput remains high for the first half of the count and goes low for the second half (ach leved by decrementing by 2 at each clock). If the Counter specifies an odd number, the first decrement in the first countdown is by 1, the next countdown starts with a decrement of three.
- 4 As soon as this mode has been loaded, the OUT pin for the selected Counter on the Timer goes high. When the Counter has been subsequently loaded, counting begins. As soon as the count has decremented to zero, the OUT pin goes low for one clock period, and then high again. If your software reloads the Counter during decrementing, the new Counter value takes effect at the next clock signal. As in mode 0, operation of mode 4 is dependent on the presence of a high signal at the Gate (decrementing would be suspended if this signal were low).


MODE 0: Interrupt on Terminal Count




MODE 2: Rate Generator



MODE 3: Square Wave Generator



MODE 4: Software Triggered Strobe



Third Party Support Center		Date	Chapter	Page
NCR GmöH · TSC Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing	Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty.	06.11.84	SW6	2.3



SYSTEM INFORMATION

The other modes (1 - programmable one-shot, 5 - hardware triggered strobe) are not available. This is because the Gate pin of Counter 3 is permanently pulled up high via a resistor (see schematics in Appendix A).

Following the Timer Control Register byte detailed above, the Timer expects the number of bytes specified in the two bits R/W to be transmitted by the microprocessor (load operation), or the specified number of bytes to be read. The one or two-byte value is then read from or written to the data bus. Loading all zeros into a Counter results in a maximum count (OFFFFH in binary, 9999 in BCD counting).

Note that it is not necessary to read or write immediately after setting the Timer Control Register. However, the specified number of bytes must be read or written. In mode 0, as soon as the Timer recognizes that the first (or only) byte is being transmitted, the decrementing process is suspended until the new Counter contents have been read.

Reading Counter registers requires some care in order not to disturb the counting process. A Counter can be read directly or via a Counter Latch. The former method requires counting to be inhibited during the reading process. This can be achieved only by controlling the Gate or suspending the clock signal to the Counter which is to be read. For this reason, you should use the Counter Latch method.

To read a Counter Latch, a byte must be written to the Control Register, specifying the Counter and with D5 and D4 zero (this command has no effect on the MODE and BCD settings). Then issue a read Counter byte to the Control Register and read the one or two bytes specified.

EXAMPLE

The following example makes use of the clock signal at the Timer to generate a "random" value in the range 0-0FFH. Routines are used for initializing and reading the timer, and for reading the keyboard (the keyboard reading routine in this example conforms to the Direct Console I/O function of the CP/M-86 operating system). Pressing a key after clock in stops the count in Counter 3. The "random" number is denoted by the LEDs at the back of the computer.

COUNTE EQU 83H ;Port to Timer Control Register.
COUNT2 EQU 82H ;Port to Timer Counter 2.

-	Third Party Support Center		Date	Chapter	Page
-	NCR GmbH - TSC Ulmer Straße 160 - D-8900 Augsburg Engineering&Manufacturing	Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty.	06.11.84	SW6	2.4



TSC

NCR DECISION MATE V

SYSTEM INFORMATION

```
:Mask for Control Register selecting COUNTER 2.
          EQU 80H
C2
                        :Sets R/W SELECT in Control Register to "latch".
LATCH
          EQU
                        :MODE: both low and high bytes.
LOHI
          EQU 30H
LEDPORT
          EQU 0
                        ; Port to LEDs.
          CSE6
;The following routine transmits one byte to Timer Control Register.
SETTIM1: MOV DX.CONREG
          MOV AL,C2
          OR
               AL, LOHI
          OUT DX,AL
          RET
;This routine accepts the current contents of AX as the new value for
;Counter 2. The low byte is transmitted first.
SETTIM2: MOV DX,COUNT2
          OUT DX.AL
          XCHG AH, AL
          OUT DX,AL
          RET
:ROTIM reads Counter 2 by means of Counter latching. Both bytes are read.
:The number thus read can be regarded as reasonably random, as the Counter
is clocked by a 500 KHz signal. This gives the Counter a maximum exhaust
;time of approximately 131 as (OFFFH decrementing to zero). The Counter
continues counting after the programmed count value is exhausted. The low
;byte is returned in BL (read first), the high byte in BH.
RDTIM:
          MOV DX, CONREG
          MOV AL,C2
                          ;OR AL, LATCH superfluous, as LATCH is 0.
          OUT DX,AL
                          ;Counter 2 to be latched.
               AL, LOHI
          OR
          OUT DX, AL
                          ;both bytes of Counter 2 to be read.
          DEC DX
                          ;read low byte.
          IN
               AL.DX
           MOV AH, AL
          IN
               AL,DX
                          ;read high byte.
           XCHG AH, AL
          MOV BX,AX
          RET
:Routine to read keyboard (CP/M-86. Adjust for other operating systems)
KBSTAT:
          PUSH BX
           MOV CL, 6
```

-	Third Party Support Center		Date	Chapter	Page
	NCR GmbH TSC Ulmer Straße 160 D-8900 Augsburg	Phone 821/4051 Telex 5 3 7 49 · Telefax 8211405462	06.11.84	SW6	2.5
١	Engineering&Manufacturing	For Information only without Guaranty.	6 g 4 70		



TSC

NCR DECISION MATE V

SYSTEM INFORMATION

```
MOV DL.OFEH
          INT 224
         POP BX
          RET
The main program starts here.
SAMPLE:
         CALL SETTIMI
          XOR AX.AX
                          ;set max. count for Counter 2. This is, strictly
                          ;speaking, not necessary, as Counter does not
                          ;terminate at zero.
          CALL SETTIM2
KBWAIT:
         CALL KBSTAT
          CMP AL,0
          JE KBWAIT
                          ; jump if no key pressed.
          CALL RDTIM
BREAK:
          MOV DX, LEDPORT
          MOV AL, BL
                          ;use low byte only, as this yields more random
         OUT DX.AL
                          ;transmit 8-bit value to diagnostic LEDs.
          NOP
          DSEG
          ORG 100H
```

If you require accurate timing for real-time applications, you should make use of the Programmable Interrupt Controller in conjunction with the Timer. An example is included in the appropriate section of this Manual.

ć

Date

Third	Party	Support	Center
NCR G	mbH - 7	TSC	

DUMBYTE

DB

END

Ulmer Straße 160 · D-8900 Augsburg Engineering & Manufacturing

Phone 821/4051 Telex 53749 - Telefax 8211405462 For Information only without Guaranty. 06.11.84

Chapter

Page **2.6**

SW6

NCR DECISION MATEV Schnittstellen-Beschreibung (RS 232-C)





N C R DECISION MATE V, der Personal-Computer mit Herz

DM V SCHNITTSTELLEN - HANDBUCH


*

verzeichnis	ser
Einführung und Beschreibung der RS232 Schnittstelle	3
Pinbelegung der V.24 Schnittstelle	4
Probleme mit der Norm	6
Übertragungsprotokolle	8
Tips zum Anschluß eines Druckers	8
	8
Checkliste fur Druckerinstallation	9
Hardware der V.24 Schnittstelle	10
Schaltbild des V.24 Interface	11
V.24 Interface wird interruptfähig	12
Programmierung des V.24 Interfaces	13
Initialisierung des 2651	15
Kommunikation zwischen zwei DM V	16
Kommunikation mit PIP	18
Anhang	10
	Einführung und Beschreibung der RS232 Schnittstelle Pinbelegung der V.24 Schnittstelle Probleme mit der Norm Übertragungsprotokolle Tips zum Anschluß eines Druckers Drucker ohne XON/XOFF Protokoll Checkliste für Druckerinstallation Hardware der V.24 Schnittstelle Schaltbild des V.24 Interface V.24 Interface wird interruptfähig Programmierung des V.24 Interfaces Initialisierung des 2651 Kommunikation zwischen zwei DM V Kommunikation mit PIP

1. Einführung und Beschreibung der RS232 Schnittstelle

Die V.24 Schnittstelle ist im Microcomputerbereich wohl eine der häufigsten Schnittstellen, um sowohl Rechner untereinander als auch Rechner mit Peripheriegeräten zu verbinden.

Die V.24 Schnittstelle, die der amerikanischen RS232-C weitgehend entspricht, ist eine serielle Schnittstelle. Die Ausgabe erfolgt als Einzelbits, die mit einem Startbit beginnen und mit einem oder zwei Stopbits enden. (Bild 1)



Eine logische Eins entspricht einer Spannung zwischen -3V und -15V, eine logische Null entspricht einer Spannung zwischen +3V und +15V. Der Bereich zwischen -3V und +3V ist undefiniert. (Siehe Bild 3) Die Übertragungsgeschwindigkeit reicht von 50 Baud bis 19200 Baud. Die maximale Leitungslänge beträgt ca. 30m ist aber von der Baudrate abhängig. Größere Längen sind mit eimem Modem zu erreichen.




Bild 3: Spannungspegel der V.24 Schnittstelle.

1.2 Pinbelegung der V.24 Schnittstelle

Im folgenden sind die wichtigsten Leitungen schematisch dargestellt:

	Stift Nr.	DIN Bezeichnung	EIA Bezeichnung	CCITT	
	\$1.1 Sec. 19	E1. Schutzerde	Lie Manotective cros	1410 Fat	
	2	D1 Sendedaten	TD Transmit Data	103	
(lual)	3	D2 Empfangsdaten	RD Receive Data	104	E
Terminal)	4	S2 Sendeteil ein- schalten	RTS Request to Send	105	(Modem)
(Rechner,	5		oft CTS Clear to Send	106	tung
(Rec)	6	M1 Betriebsbereit-	- DSR Data Set Ready	107	nrichtung Equipment
htung (Re Equipment	ो हैंद 7 च कहा है		ia Valesignal/Ground	11020E	ingsel tion
Inrich	1 4	M5 Empfangssignal-	- DCD Data Carrier De	etect109	Ubertragungse Communication
Datenendeinrichtung Data Terminal Equip		T2 Sendeschrittakt	t TC fransmit Clock	114	1 ~ - 1
Dater	17	T4 Empfangsschritt	taktRC Receive Clock	115	
DEE	20		ebs-DTR Data Terminal P	Ready 108.2	DCE
	22		f RI Ring Indicator	125	1
	24	T1 Sendeschrittak	t Transmit Clock	113	

PIN BESCHREIBUNG

- 2 TRANSMIT DATA
 Serielle Daten werden über diese Leitung vom
 Terminal gesendet. Logisch "1" ist LOW,
 logisch "0" ist HIGH. Während der Wartestellung ist die Leitung LOW.
- 3 RECEIVE DATA
 Serielle Daten werden über diese Leitung vom
 Terminal empfangen. Logisch "l" ist LOW,
 logisch "0" ist HIGH. Während der Wartestellung ist die Leitung LOW.

PIN BESCHREIBUNG

4 REQUEST TO SEND
Terminal Output. Zeigt an, daß das Terminal
sendebereit ist. Im Nicht-Modem Mode ist
dieses Signal immer HIGH.
Im Modem und Full-Duplex Mode ist dieses

Im Modem und Full-Duplex Mode ist dieses Signal LOW, wenn keine Daten für das Terminal zum Senden vorliegen und HIGH, wenn das Terminal senden will.

- 5 CLEAR TO SEND
 Terminal Input. Muß HIGH sein für eine Datenübertragung im Modem-Mode.
 Im Nicht-Modem Mode wird diese Leitung nicht
 berücksichtigt.
- DATA SET READY
 Terminal Input. Muß HIGH sein für eine Datenübertragung im Modem-Mode.
 Im Nicht-Modem Mode wird diese Leitung nicht
 berücksichtigt.
- 8 CARRIER DETECT
 Terminal Input vom Modem oder ähnlichen Geräten.
 Diese Leitung zeigt normalerweise an, daß das
 Modem den "DATA CARRIER" richtig empfängt.
- 20 DATA TERMINAL READY Terminal Output. HIGH, wenn bereit zum Empfang.

1.3 Probleme mit der Norm

Oft ergeben sich beim Anschluß eines Peripheriegerätes mit V.24 Schnittstelle Probleme. Trotz Norm ergeben sich Probleme weil:

- die Verdrathung nicht übereinstimmt.
- falsche Kabel verwendet werden.
- falsche Baudraten eingestellt sind.
- das Übertragungsprotokoll nicht stimmt.

Lösung:Zunächst einmal muß festgestellt werden ob es sich um eine DCE oder DTE handelt

DCE - Data Communication Equipment - Datenübertragungseinrichtung. DTE - Data Terminal Equipment - Datenendeinrichtung.

Bei einem Drucker handelt es sich um eine DTE, allerdings gibt es auch Drucker, die als DCE verdrahtet sind. Die DM V ist auch eine DTE mit DCE-Schnittstelle.

Aus dem Druckerhanduch ist nun zu entnehmen ob der Drucker eine DTE oder DCE-Schnittstelle hat.

Man kann es aber auch aus der Kennzeichnung der Pinbelegung ablesen:

DCE Pinbelegung	DTE Pinbelegung
2 = Eingang	2 = Ausgang
3 = Ausgang 4 = Eingang	3 = Eingang 4 = Ausgang
5 = Ausgang	5 = Eingang 6 = Eingang
6 = Ausgang 20= Eingang	20= Ausgang

Da man nun weiß ob es sich um eine DCE oder DTE handelt, kann man wie folgt verdrahten.

DCE	DCE	DCE	DCE	DCE	DTE
1 2<	>2 3 \$\bigcup_{-5}^4\$ \$\bigcup_{-8}^6\$ \$\bigcup_{20}^6\$	1 2<	>2 3 >4 5 6 8	1 2< 3 4< 5 6 8 20<	2 ->3 4 ->5 ->6 8 -20
/	/	/	/	/	,

Bild 5: Verdrahtung zwischen DCE und DCE oder DCE und DTE.

1.4 Übertragungsprotokolle

Treten jetzt noch Probleme auf kann es eigentlich nur noch am Übertragungsprotokoll liegen. Bei der V.24 Schnittstelle gibt es drei verschiedene Übertragungsprotokolle.

- RDY/BSY Protokoll

Das Ready/Busy Protokoll ist ein "Hardware-Protokoll" d.h man braucht dazu keine Software. Das Protokoll läuft über Signal-leitungen der V.24 Schnittstelle. Im einfachsten Fall genügt hierzu eine Leitung nämlich die DTR-Leitung. Ist diese Leitung positiv so besteht Empfangsbereitschaft. Negative Spannung hingegen zeigt den Busy-Status an.

- ETX/ACK Protokoll

Bei diesem Protokoll werden die ASCII-Zeichen ETX (03H) und ACK (06H) angewandt. Ist das Peripheriegerät bereit so wird DTR positiv und das Peripheriegerät sendet das ACK Zeichen an den Rechner. Dieser sendet die Daten, die mit einem ETX Zeichen abgeschlossen werden. Erkennt das Peripheriegerät das ETX Zeichen so sendet es wieder ACK zum Rechner und zeigt damit, daß das nächste Zeichen gesendet werden kann.

BEACHTE: Der ETX Code muß im Datenfluß des Rechners entsprechend der Pufferkapazität des Peripheriegerätes eingebracht werden.

- XON/XOFF Protokoll

Bei diesem Protokoll kommen die Steuerzeichen XON und XOFF zur Anwendung (ASCII Code DCl und DC3). Das Peripheriegerät sendet bei Empfangsbereitschaft XON (11H) ansonsten XOFF (13H).




Bild 6: Schematische Darstellung des ACK/ETX Protokolls.

2. Tips zum Anschluß eines Druckers

NCR Drucker und andere Geräte sind voll kompatibel mit der DM V. Auch Drucker anderer Hersteller können ohne Änderungen mit der DM V laufen, oft tun sie es aber nicht d.h es sind teilweise Modifikationen nötig, um sie zum Laufen zu bringen.

Die Systemsoftware der DM V (CP/M und MS-DOS) unterstützt das XON-XOFF Protokoll. Das ETX/ACK Protokoll wird nicht unterstützt. Die CONFIG Utility erlaubt die Änderung folgender Parameter:

- Anzahl der Bits
- Paritäts Auswahl
- Anzahl der Stopbits Einstellen der Baud-Rate

2.1 Drucker ohne XON/XOFF Protokoll

Ist ein Drucker nicht in der Lage "Steuerzeichen" zur DM V zu senden, so müssen diese "Steuerzeichen" über Steuerleitungen der V.24 Schnittstelle realisiert werden. Leider sind diese Leitungen nicht genau definiert worden. Bei diesen "Steuerzeichen" handelt es sich meist um Puffer voll o.ä Signale, die auf verschiedenen Leitungen liegen können.Das sind z.B folgende Leitungen: 2,4,11,13,19,20. Schauen Sie in der Druckerinformation nach, welcher Pin gebraucht wird.

Das Druckerinterface (K212) ist für Pin 5 (RTS) als Steuerleitung vorbereitet.

STATUS PIN 5	DECISION MATE V	DRUCKER
ON (+12V)	ÜBERTRAGE DATEN	READY
OFF (-12V)	STOPPE DATENÜBERTRAGUNG	BUSY

Drucker die Pin 2,11,13 oder 19 verwenden müssen entsprechend verdrahtet werden.

2.2 Checkliste für Druckerinstallation

Wenn Drucker nicht druckt,

- Prüfe Software (CONFIG)
 Prüfe Schalterstellung von J1,J2 auf dem Interfaceboard
- 3. Prüfe Druckerverdrahtung
- 4. Prüfe ob Pin 5 (RTS) +12V

Wenn Drucker mit XON/XOFF Protokoll nicht richtig druckt, prüfe:

- 1. Pin 20 (DTR) +12V
- 2. Alle Verdrahtungen
- 3. Löte Brücke zwischen TB1-4 und TB1-8 auf dem Interfaceboard

bei anderen Protokollen ist zu prüfen, ob TB1-8 (CTS) seinen Status ändert, wenn der Drucker-Puffer voll ist. Ändert CTS seinen Wert nicht, ist dieser Pin (CTS) mit der Leitung des Druckers zu verbinden, die den Drucker-Puffer-Status anzeigt.


3. Hardware der V.24 Schnittstelle

Bei der DM V gibt es zur Zeit vier serielle Schnittstellen. Ein Drucker(K212), ein Modem(K211), ein gepuffertes(K215) und ein umschaltbares Interface.

K 211 - Anschluß an Modem, Barcodeleser etc.

K 212 - Anschluß an einen Drucker.
K 215 - wie K211 jedoch für höhere Baudraten.
K 801 - Anschluß an Modem, Drucker und Plotter.

Bei Verwendung mehrerer V.24 Interfaces.






Bild 7 u. 8: Verdrathung von Modem und Druckerinterface.






Bild 9: Beispiel für Anschluß eines Druckers an die DM V.




3.2 V.24 Interface wird interruptfähig K211/K212

Oft besteht der Wunsch durch ein empfangenes Zeichen einen Interrupt auszulösen. Dazu muß die Schaltung leicht geändert werden.




RS-232C ADAPTER



4. Programmierung des V.24 Interfaces

Die seriellen Schnittstellen der DM V (K211/K212) sind mit einem 2651 Chip realisiert worden, während das K801 einen 2661 Chip verwendet. Beider Programmierung gibt es aber keine Unterschiede. Da diese Chips von der DM V nur beim Drucken unterstützt werden, muß man sich für andere Anwendungen selbst einen Treiber schreiben.

Beim Programmieren des 2651 muß wie folgt vorgegangen werden:



Um den 2651 richtig zu Programmieren ist es wichtig die Portadressen , Mode und Commandregister zu kennen:

:	MODE REGISTER 1 (MR1)							
MR17	MR16	MR15	MR14	MA13	MR12	MR11	MR10	
		Parky Type	Parity Control	Cherect	er Length	Mode and S	and Rele Factor	
ASYNCH STOP	BIT LENGTH							
∞ = INVALIO	1	000	0 = OISABLED	00 = 5 BITS		00 = SYNCHRONOUS IX RATE		
01 = 1 STOP BIT	1	1 = Even	1 = ENABLED	01 - 6 BITS		01 = ASYNCHRONOUS IX RATE		
10 = 11/2 STOP 6	T .		1		7 BITS	10 = ASYNCHR	ONOUS 16X RATE	
11 = 2 STOP BIT	s			11 -	4 BITS	11 = ASYNCHA	ONOUS 64X RATE	
SYNCH NUMBER	SYNCHE TRANS- PARENCY CONTROL							
	1.		1					
0 = OOUBLE SYN						1		
1 = SINGLE SYN	1 = TRANSPARENT		1			1		

MOTE

Bud rate factor in anynchronous applies gray if externel clock is selected. Factor is 16% if internel clock is selected

MODE REGISTER 2 (MR2)

MR27	MR26	MR2S	MR24	MR23	MR22	MR21	MR20
		Transmitter Cleck	Receiver Clock		Baud Rale	Selection	
Ø	φ	0 = EXTERNAL 1 = INTERNAL	0 = EXTERNAL 1 = INTERNAL	0001 e 0010 e	= 110 = 134.5 = 150 = 300 = 600	1000 = 1800 1001 = 2000 1010 = 2400 1011 = 3600 1100 = 4400 1101 = 7200 1111 = 1920	

COMMAND REGISTER (CR)

CR7	CRE	CRS	CR4	CR3	CR2	CR1	CRG
Operation	ng Mode	Request to Send	Reset Error		Receive Control (RxEN)	Data Terminal Ready	Transmit Control (TxEN)
DLE STI	L OPERATION 4: AUTOMATIC 10 DE 10 SYN AND/OR RIPPING MODE 10 DOP BACK 10 DOP BACK	0 = FORCE RTS	0 - NORMAL 1 - RESET ERROR FLAG IN STATUS REG IFE OE. PE/OLE DETECTI	ASYNCH: FORCE BREAK 0 = NORMAL 1 = FORCE BREAK SYNCH: SEND DLE 0 = NORMAL 1 = SEND DLE	0 = DISABLE 1 = ENABLE	0 = FORCE OTR OUTPUT HIGH 1 = FORCE OTR OUTPUT LOW	0 = DISABLE 1 = ENABLE

STATUS REGISTER (SR)

S R7	SRE	SRS	3R4	SR3	SR2	SR 1	SAG
Data Set Ready	Data Carrier Delect	FE/SYN Detect	Overmus	PE/DLE Detect	TEMT/DSCHG	RIADY	TzRDY
0 = OSA INPUT IS HIGH 1 = OSA INPUT IS LOW	0 = BCB INPUT IS HIGH 1 =BCB INPUT IS LOW	ASYNCE 0 = NORMAL 1 = FRAMING ERROR SYNCE 0 = NORMAL 1 = SYN CHAR DETECTED	0 = NORMAL 1 = OVERRUN ERROR	ASYNCHE 0 = NORMAL 1 = PARITY ERROR SYNCHE 0 = NORMAL 1 = PARITY ERROR OR DLE CHAR RECEIVED	0 = NORMAL 1 = CHANGE IN OSA OR DCO, OR TRANSMIT SHIFT REGISTER IS EMPTY	0 = RECEIVE HOLDING REG EMPTY 1 = RECEIVE HOLDING REG HAS DATA	0 = Transmit Holding Reg Busy 1 = Transmit Holding Reg Empty

2651 REGISTER ADDRESSING

K212	K211	CE	Aı	40	RW4A2	FUNCTION
_	_	1	x	X	X	Tri-state data bus
60H	70H	0	0	0	0	Read receive holding register
64H	74H	0	٥		1 1	Write transmit holding register
61H	71H	0	0	1	0	Reed status register
65H	75H	0	o	1	1 1	Write SYN1/SYN2/DLE registers
62H	72H	0	1	0	0	Read mode registers 1/2
66H	76H	0	1	0	1	Write mode registers 1/2
63H	73H	0	1	1	1 0 1	Read command register
63H	77H	n i	•	1 .	1 1	Write command register

Use IN; OUT opcodes by Z80, 8088

4.1 Initialisierung des 2651/2661

folgende Routinen wurden mit der DM V unter CP/M 80 in Assembler erstellt.

EQU-TABELLE:

MODREG	EQU	76H	; ADRESSE	DER	MODE-REGISTER
C ∽MREG	EQU	77H	; ADRESSE	DES	COMMAND-REGISTERS
RE ADC	EQU	73H	; ADRESSE	DES	READ-COMMAND-REGISTERS
ST ATUS	EQU	71H	; ADRESSE	DES	STATUS-REGISTERS
re AD	EQU	70H	; ADRESSE	DES	EMPFANGS-REGISTERS
S ENDE	EQU	74H	; ADRESSE	DES	SENDE-REGISTERS

INITIALISIERUNGS-ROUTINE:

INIT:	IN MVI OUT	READC A,4DH MODREG	;RESET 2651 CHIP;LADE MODE REGISTER 1: 8 BIT,ASYNC,;NO PARITY,1 STOP-BIT
	MVI OUT	•	;LADE MODE REGISTER 2: ;9600 BAUD INTERNAL
	MVI OUT	A,27H COMREG	;LADE COMMAND REGISTER: ENABLE TRANSMIT, ;RECEIVE, DTR OUTPUT LOW, RTS OUTPUT LOW

Hilfreich ist oft auch noch eine Lese bzw. Sende Routine.

LESE ROUTINE:

LESE りNI	IN 02H	STATUS ; LESE STATUS-REGISTER ; IST EIN ZEICHEN EMPFANGEN WORDEN ?
	JZ	LESE ; NEIN SPRINGE NACH LESE
	IN	READ ; JA: LESE EMPFANGENES ZEICHEN

SENDE ROUTINE:

SENDEN H NI	IN 01H		;LESE STATUS-REGISTER USTEIN SENDE-BEREIT ?
	JZ	SENDEN	; NEIN: SPRINGE NACH SENDEN
	OUT	SENDE	;JA: SENDEN ZEICHEN

Mit diesen 3 Routinen sollte es möglich sein ein kleines Programm zu schreiben, daß 2 DM V miteinander kommunizieren läßt.

4.2 Kommunikation zwischen zwei DM V.

Zuerst müssen die Hardwarevoraussetzungen geschaffen werden. Da es sich bei der DM V um eine DTE mit DCE-Schnittstelle handelt (siehe Seite 6), können die beiden DM V so miteinander verbunden werden:

DM V	DM
1 2<> 3> 4<-> 5> 8 20	1 ->2 3 -5 -6 -8 20

oftware für DM V - DM V Kommunikatuon

```
EQU-TABELLE
MODRG
        EQU
                76H
                                :ADRESSE DER MODE-REGISTER
COMRG
        EQU
                77H
                                :ADRESSE DES COMMAND-REGISTERS
STATUS
        EQU
                71H
                                            STATUS -
READC
        EQU
                73H
                                            READ-COM.
READ
        EQU
                70H
                                ; READ-DATA
        EQU
WRIT
                74H
                                ;WRITE-DATA
        EQU
                0005H
BDOS
                                ;BDOS ENTRY
CPM
        EQU
                9999H
                                ;RÜCKSPRUNG IN MONITOR
        ORG
                100H
                                ; PROGRAMMIERUNG DES 2651
 INIT
  IT:
        IN
                READC
                                ; RESET 2651
        MUI
                A, 84DH
                                ;MODE 1 01001101 B
                                ;ASYNC.,8BITS,1 STOP-BIT,NO PARITY
        OUT
                MODRG
        MVI
                A,35H
                                MODE 2 00110101 B
        OUT
                MODRG
                                ;300 BAUD INTERNAL
        MVI
                A,27H
        OUT
                COMRG
                                :TX - RX ENABLE
        NOP
į
        IN
                STATUS
                                ; STATUSABFRAGE
        ANI
                38H
               CPM
        JNZ
                                ;FEHLER BEIM INITIALISIEREN
                                ;RÜCKSPRUNG IN CP/M
LOOP
        CALL
                CONST
                                : CONSOLE ABFRAGEN
        JNZ
                SENDEN
        IN
                STATUS
                                :ABFRAGE DES STATUS
                02H
        ANI
        JNZ
                ANZEI
                                ; ZEICHEN EMPFANGEN ?
                LOOP
        JMP
```

Nachfolgend die Sende und Anzeigeroutine:

```
: DATEN VON CONSOLE SENDEN
SENDEN
        MOV
                 E,A
                 STATUS
READY
        IN
        ANI
                 91'H
                                   :TX READY ?
        JΖ
                 READY
;
        MOV
                 A,E
                                   :OUTPUT DATA
        OUT
                 WRIT
        JMP
                 ANZEIG
;
                                   ; DATEN EILESEN
ANZEI
        IN
                 READ
                 7FH
        ANI
        MNU
                 E,A
                 C,2
ANZEIG
        MUI
                                   ANZEIGE DER EMPFANGENEN ZEICHEN
                 BDOS
        CALL
        JMP
                 LOOP
;
; CP/M-ROUTINE PRÜFT OB EIN TASTE GEDRÜCKT WURDE.
; AKKU=0 NO DATA ;AKKU >0 TASTEN-CODE IN AKKU.
CONST:
         PUSH
                           : CONSOLE STATUS
         PUSH
                 D
         PUSH
                 В
        MUI
                           ; BDOS FUNC. 6
                 C,06H
                 E,0FFH
                          :NO CRT ECHO
        MUI
                 BDOS
         CALL
         POP
                 В
         POP
                 D
                 Н
         POP
         ORA
                  Α
         RET
```

Beschreibung des Kommunikation-Programms:

Bei diesem Programm handelt es sich um ein einfaches Terminalemulationsprogramm, d.h das Programm zeigt die über V.24 empfangenen Zeichen auf dem Bildschirm an. Sind also 2 DM V miteinander verbunden (s.S:13) so wird ein Zeichen von der ersten DM V gesendet (Tastendruck) und von der zweiten auf dem Bildschirm angezeigt und umgekehrt.

Nach der Initialisierung des 2651 Chips läuft das Programm solange in einer Schleife, bis entweder eine Taste gedrückt oder ein Zeichen über die V.24 Schnittstelle empfangen wurde. Nach einem Tastendruck wird das entsprechende ASCII-Zeichen, dieser Taste über V.24 gesendet und anschließend auf dem Bildschirm angezeigt.

Wurde ein Zeichen empfangen so wird es gleich auf dem Bildschirm angezeigt. Das Programm kehrt in die Schleife zurück und wartet erneut auf einen Tastendruck oder auf ein Zeichen.

4.2.1 Kommunikation mit PIP

Möchte man von einem anderen CP/M Rechner Daten zur DM V übertragen so kann man das auch mit Hilfe des PIP Befehls.

Die DM V empfängt mit folgendem Befehl:

PIP BEISPIEL.TXT=RDR:

Da die DM V nun empfangsbereit ist, kann nun der Fremdrechner seine Daten schicken:

PIP LST:=BEISPIEL.TXT

ist die Übertragung nun beendet muß der Fremdrechner noch ein EOF senden.

PIP LST:=EOF:

Voraussetzung das diese Übertragung funktioniert ist eine richtige Verdrahtung (s.S:16). Außerdem ist zu beachten, daß entweder ein K212 oder ein K801 mit Druckerinterface verwendet wird und das der Config richtig eingestellt ist.

```
Das ist das selbe Programm wie auf S:16/17
;
        nur mit dem K215.
; PORT-ADRESSEN
                  70H
BASE
         EOU
STATUS
         EOU
                  BASE+1
                  BASE+1
KOMMAD
         EQU
; FLAGS
                  2
IBF
         EQU
                  1
OBF
         EQU
; MODE+COMMANDWÖRTER
                  0CDH
MODEl
         EQU
MODE2
                  35H
         EQU
COMM
                  27H
         EQU
 K215 KOMMANDOS
                  0
COM
         EQU
                  1
MODL
         EQU
                  3
STAT
         EOU
SEND
         EQU
                  9
RECEIV
                  8
         EQU
BDOS
         EQU
                  0005H
;
;
         ORG
                  100H
;
INIT
         MVI
                  B, MODEl
                                    ; SCHREIBT MODEL INS MODREGI
         CALL
                  MODE
                  B, MODE2
         IVM
                                    ; SCHREIBT MODE2 INS MODEREG2
         CALL
                  MODE
         IVM
                  B, COMM
         CALL
                  KOMMD
                                    ; SCHREIBT COMMAND INS COMREG
;
                   CONST
LOOP
         CALL
                                    ; CONSOLE ABFRAGEN
         CNZ
                   SENDEN
;
                   STATE
                                     ; ZEICHEN EMPFANGEN ?
         CALL
         ANI
                   02H
          CNZ
                   LESE
          JMP
                   LOOP
          SCHREIBT MODE INS MODEREGISTER
 ;
MODE
                   STATUS
                                              ;IST K215 BEREIT
          ΙN
          ANI
                   IBF
          JNZ
                   MODE
 ;
                   A, MODL
          MVI
                                              ; SCHICKT BEFEHL ZUM K215
          OUT
                   KOMMAD
 MOD1
                   STATUS
          ΙN
          ANI
                   IBF
```

```
;IST K215 BEREIT ?
         JNZ
                  MOD1
                  A,B
         MOV
         OUT
                  BASE
         RET
;
;
         SCHREIBT COMMAND INS COMMANDREGISTER DES 2661
KOMMD
                  STATUS
         IN
         ANI
                  IBF
         JNZ
                  KOMMD
         MVI
                  A,COM
         OUT
                  KOMMAD
KOMl
         IN
                  STATUS
         ANI
                  IBF
         JNZ
                  KOM1
         MOV
                  A,B
         OUT
                  BASE
         RET
;
         ROUTINE FRAGT STATUS DES K215 AB
STATE
         IN
                  STATUS
         ANI
                  IBF
                  STATE
         JNZ
         MVI
                  A, STAT
         OUT
                  KOMMAD
STATEL
         IN
                  STATUS
         ANI
                  OBF
                  STATE1
         JΖ
         IN
                  BASE
         RET
         ZEICHEN WIRD GESENDET UND ANGEZEIGT
;
SENDEN
         MOV
                  B,A
                  STATE
SE
         CALL
         ANI
                  01H
                  SE
         JΖ
         ΙN
                  STATUS
SEN
         ANI
                  IBF
         JNZ
                  SEN
         MVI
                  A, SEND
         OUT
                  KOMMAD
SEND1
                  STATUS
         IN
                  IBF
         ANI
                  SEND1
         JNZ
         MOV
                  A,B
                  BASE
         OUT
;
                  E,A
         VOM
         MVI
                  C,2
                  BDOS
         CALL
         RET
```

```
ZEICHEN WIRD EMPFANGEN UND ANGEZEIGT
LESE
         IN
                  STATUS
                  IBF
        ANI
        JNZ
                  LESE
;
                  A, RECEIV
        MVI
                  KOMMAD
        OUT
LESE1
         IN
                  STATUS
         ANI
                  OBF
                  LESE1
         JΖ
                  BASE
         IN
                  7FH
         ANI
                  E,A
         MOV
                  C,2
         MVI
                  BDOS
         CALL
         RET
;
         FRAGT CONSOLE AB OB TASTE GEDRÜCKT,
;
         FALLS $-TASTE ABBRUCH
;
CONST
         PUSH
                  Н
         PUSH
                  D
         PUSH
                  В
                  C,06H
         MVI
                  E, OFFH
         MVI
                  BDOS
         CALL
         POP
                  В
         POP
                  D
         POP
                  Н
                  1$1
         CPI
                  0000
         JΖ
         ORA
                  Α
         RET
```

Quellennachweis:

Lesea, Zaks Mikroprozzesor-Interface Techniken. Sybex-Verlag.

Sonderheft der Elektronik: Datenkommunikation. Franzis-Verlag, München.

Handbuch der FX-Drucker. Epson Deutschland GmbH, Düsseldorf.

Langer S. Die Schnittstelle RS-232. MC Heft 9/82

Jürgen Plate. Schnittstellen. MC Heft 7/83

Leonhard Sting. V.24 ganz einfach. MC Heft 7/83

System Technical Manual Hardware. NCR Corporation Dayton Ohio.

Programmable Communication Interface (PCI) Preliminary Specification. VALVO

Erstellt durch:

Produkt Support GP DM V pspc-jm-250984

MODE REGISTER 1 (MR1)

MR17	MR16	MR 15	MR 14	MR13 MR12	MR11	MR10
·		Parity Type	Parity Control	Character Length	Mode and Baud	Rate Factor
ASYNCH: STOP 00 = Invalid 01 = 1 Stop bit 10 = 1 1/2 Stop bit 11 = 2 Stop bits		0 = Odd 1 = Even	0 = Disabled 1 = Enabled	00 = 5 Bits 01 = 6 Bits 10 = 7 Bits 11 = 8 Bits	00 = Synchrono 01 = Asynchron 10 = Asynchron 11 = Asynchron	ous 1X rate ous 16X rate
SYNCH: NUMBER OF SYN CHAR 0 = Double syn 1 = Single syn	SYNCH: TRANS- PARENCY CONTROL 0 = Normal 1 = Transparent					

MODE REGISTER 2 (MR2)

MR27	MR26	MR25	MR24	MR23	MR22	MR21	MR20
		Transmitter Clock	Receiver Clock		Baud Rate	Selection	
Alwa y s zero i	n NCR DMV	0 ≈ External 1 ≈ Internal	0 = External 1 = Internal	0001 0010 0011 0100 0101 0110	= 50 Baud = 75 = 110 = 134.5 = 150 = 300 = 600 = 1200	1001 : 1010 : 1011 : 1100 : 1101 :	= 1800 Baud = 2000 = 2400 = 3600 = 4800 = 7200 = 9600 = 19.200

COMMAND REGISTER (CR)

CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
Operation	ng Mode	Request to Send	Reset Error		Receive Control (RxEN)	Data Terminal Ready	Transmit Control (TxE;v)
echo n Synch:	n: atutomatic ncde SYN and /or ripping mode oop back	0 = Force RTS Output High 1 = Force RTS Output low	0 = Normal 1 = Reset error flag in status reg (FE, OE, PE/DLE detect)	ASYNCH: FORCE BREAK 0 = Normal 1 = Force break SYNCH: SEND DLE 0 = Normal 1 = Send DLE	0 = Disable 1 = Enable	0 = Force DTR Output High 1 = Force DTR Output low	0 = Disable 1 = Enable

STATUS REGISTER (SR)

SR7	7 SR6 SR5 SR4		SR3	SR2	SR1	SRO		
Data Set Ready	Data Carrier Detect	FE/SYN Detect	Overrun	PE/DLE Detect	TxEMT/DSCHG	RxRDY	TxRDY	
0 = DSR input is high 1 = DSR input is low	<u>is hig</u> h	ASYNCH: 0 = Normal 1 = Framing error SYNCH: 0 = Normal 1 = SYN char detected	0 = Normal 1 = Overrun error	ASYNCH: 0 = Normal 1 = Parity error SYNCH: 0 = Normal 1 = Parity error or DLE char received	0 = Normal 1 = Change in DSR or DCD, or transmit shift register is empty	0 = Receive holding reg empty 1 = Receive holding reg has data	0 = Transmit holding reg busy 1 = Transmit holding reg empty	

2651 REGISTER ADDRESSING

K212/K213	K211	CE	A1	A ₀	R/W = A 2	FUNCTION
_	_	1	×	×	×	Tri-state data bus
60H	70H	0	0	0	0	Read receive holding register
64H	74H	0	0	0	1	Write transmit holding register
61H	71H	0	0	1	0 1	Read status register
65H	75H	l c	0	1	1 1	Write SYN1/SYN2/DLE registers
62H	72H	0	1	0	l 0	Read mode registers 1/2
66H	76H	0	1	0	1 1	Write mode registers 1/2
63H	73H	0	1	1	l o	Read command register
67H	77H	0	1	1	1 1	Write command register

Use IN; OUT opcodes by Z80, 8088

ANHANG


Beschreibung aller V.24 Leitungen

Tabelle 1: V.24-Schnittstellensignale

)		Kurzzeich	nen	Stecker- belegung	Besch	reibung	Richtung		
·	CCITT V.24	EIA RS 232	DIN 66020		Deutsch	Englisch	Modem (DCE)	Terminal (DTE)	
Erde	101 102	AA AB	E 1 E 2	1 7	Schutzerde Signalerde/Betriebserde	Protective ground Signal ground/Common return	o	0	
Daten-	103 104	BA BB	D 1 D 2	2 3	Sendedaten Empfangsdaten	Transmittad data (TD) Received data (RD)	←	- ∘ -→	
Steuer- und Meldesignale	105 106 107 108.1 108.2 125 109 110 111 112	CA CB CC CD CF CC CH CC CK	S 2 M 2 M 1 S 1.1 S 1.2 M 3 M 5 M 6 S 4 M 4	4 5 6 20 20 22 8 21 23 23	Sendeteil einschalten Sendebereitschaft Betriebsbereitschaft Übertragungsleitung anschalten Terminal betriebsbereit Ankommender Ruf Empfangssignalpegel Empfangsgüte Übertragungsgeschwindigkeit (Wahl vom Terminal) Übertragungsgeschwindigkeit (Wahl vom Modem) Wahl Sendefrequenz (200 baud Modem)	Request to send (RTS) Clear to send (CTS) Data set ready (DSR) Connect data set to line Data terminal ready (DTR) Ring indicator (RI) Received line signal detector (DCD) (Carrier detector) Signal quality detector Data signal rate selector (DTE) Data signal rate selector (DCE) Select transmit trequency (200 baud modem)		•	
Takte	113 114 115	DA DB	T 1 T 2 T 4	24 15 17	Sendeschrittakt von DEE Sendeschrittakt von DCE Empfangsschrittakt	Transmitter signal element timing (Transmit clock to modem DTE) Transmitter signal element timing (TC) (Transmit clock from modem DCE) Receiver signal element timing (RC) Receive clock	• •	→	
Zusatzkanal	118 119 120 121 122	SBA SBB SCA SCB SCF	HD 1 HD 2 HS 2 HM 2 HM 5	14 16 19 13	Sendedaten Rückkanal Empfangsdaten Rückkanal Rückkanal Sendeteil einschalten Rückkanal Sendebereitschaft Rückkanal Empfangssignalpegei	Secondary transmitted data Secondary received data Secondary request to send Secondary clear to send Secondary Carrier detector	99199	0 1 0 1	
Frei				9/10 11/18/25	Zur Verwendung für Prüfgeräte Nicht belegt	Reserved for data set testing Unasigned			

Normübersicht

Empfehlunge	en (Genf 1976)
V. 1	Aquivalenz zwischen Binärzeichen und den Kennzuständen eines Zwei-Zustand-Codes
V. 2	Leistungspegel für Datenübertragung über Fernsprechleitungen
V. 3	Internationales Alphabet Nr. 5
V. 4	Allgemeine Struktur von Signalen, die nach dem Alphabet Nr. 5 codiert sind
V. 5	Normierung der Übertragungsgeschwindigkeiten für synchrone Daten- übertragung über das öffentliche Fernsprechwählnetz
V. 6	Normierung der Übertragungsgeschwindigkeit für synchrone Daten- übertragung auf vermieteten (ständig überlassenen, fest geschalteten) Fernsprechleitungen
V. 10	Elektrische Eigenschaften für unsymmetrische Doppelstrom-Schnittstellenleitungen zur allgemeinen Benutzung mit integrierten Schaltkreisen im Bereich der Datenkommunikation (identisch mit X. 26)
V. 11	Elektrische Eigenschaften für symmetrische Doppelstrom-Schnittstellen- leitungen zur allgemeinen Benutzung mit integrierten Schaltkreisen im Bereich der Datenkommunikation (identisch mit X. 27)
V. 15	Anwendung von akustischer Kopplung für die Datenübertragung
V. 16	Modems für die Übermittlung analoger medizinischer Daten
V. 19	Modems mit Parallelübertragung unter Verwendung der Fernsprechsignalisierungsfrequenzen
V. 20	Modems mit Parallelübertragung zur allgemeinen Benutzung im öffentlichen Fernsprechwählnetz
V. 21	200-Baud-Modem zur Benutzung im öffentlichen Fernsprechwählnetz
V. 23	600/1200-Baud-Modem zur Benutzung im öffentlichen Fernsprechwählnetz
V. 24	Liste der Definitionen für Schnittstellenleitungen zwischen Datenendeinrichtungen und Datenübertragungseinrichtungen
V. 25	Automatische Wähl- und/oder Anrufbeantwortungseinrichtung im öffentlichen Fernsprechwählnetz und Abschaltung von Echosperren bei handvermittelten Verbindungen
V. 26	Modem mit 2400 bit/s zur Benutzung auf festgeschalteten Vierdraht- Leitungen
V. 26bis	Modem mit 2400/1200 bit/s zur Benutzung im öffentlichen Fernsprechwählnetz
V. 27	Modem für eine Übertragungsgeschwindigkeit von 4800 bit/s auf fest- geschalteten Leitungen und manuellem Entzerrer
V. 27bis	Modem für eine Übertragungsgeschwindigkeit von 4800 bit/s auf fest- geschalteten Leitungen und automatischem Entzerrer
V. 27ter	Modem mit einer Übertragungsgeschwindigkeit von 4800/2400 bit/s zur Benutzung im öffentlichen Fernsprechwählnetz
V. 28	Elektrische Eigenschaften für unsymmetrische Doppelstrom-Schnittstellenleitungen
V. 29	Modem für eine Übertragungsgeschwindigkeit von 9600 bits zur Benutzung auf festgeschalteten Leitungen
V. 31	Elektrische Eigenschaften für Einfachstrom-Schnittstellenleitungen mit Kontakten
V. 35	Datenübertragung mit 48 kbit/s über Primärgruppenleitungen im Bereich von 60 bis 108 kHz
V. 36	Modem zur synchronen Datenübertragung auf Primärgruppenleitungen (60 bis 108 kHz)
V. 40	Fehleranzeige mit elektromechanischen Einrichtungen
V. 41	Vom Code unabhängiges System des Fehlerschutzes
V . 50	Standardgrenzwerte für die Übertragungsgüte von Datenübertragung



You can use this interrupt only if you have a special application. For other applications you can't use this interface.

Do not use with K235

nterface Salects		Family	:								
FSEL/ PIN's on OM V BUS	OA OB IFSEL O/ c28		1A IFSE			2B L 2/ 27	3A IFSE		4B L 4/	SLOT	DMA CHANNEL 0 or 1
RINTER 1 serial/parallel K212 K210		-								2-6	
LOTTER (See Note 2) K213		_								26	
COMMUNICATION K211										2-6	
WITCHABLE RS-232C KB01					(See A	late 1)				2-6	
LOTTER (See Note 2) K801				(14)	TH C	P/M or	MS-DC	is)		2-6	
PLOTTER (See Note 2) KB01					(WIT)	1 p-SY:	STEM)			2-6	
BUFFERED SYNC/ ASYNC (See Note 3) K215										2-6	
REAL-TIME-CLOCK See Note 3) K803										2-6	
EEE 488 (See Note 3) K804										2-6	
MOUSE INTERFACE See Note 31 KB06										2-6	
DECISION NET										2-6	1
HARD DISK ext. (NCR 3282)										2-6	
HARD DISK int.										2-A	
PORT ADDRESS	60H 67H			78H 7FH					 		
No IFSEL for 16-Bit — Ext.	. Diagnoss	, Mem	ory 641	(, 1921	<. 448i	κ.					
- Softwere and Here	dwere.		lerdwe						 		

NCR DECISION MATE V


CENTRONICS-ADAPTER (K210-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

NCR ist ständig bemüht, die Produkte im Zuge der Entwicklung von Technologie, Bauteilen, Soft- und Firmware dem neuesten Stand anzupassen. NCR behält sich deshalb das Recht vor, Spezifikationen ohne vorherige Ankündigung zu ändern. Nicht alle hier beschriebenen Leistungen werden von NCR in allen Teilen der Welt vertrieben. Nähere Informationen bezüglich eventueller Einschränkungen oder Erweiterungen sowie den aktuellen Stand erfahren Sie von Ihrem Händler oder der nächstgelegenen NCR-Geschäftsstelle.

CENTRONICS-ADAPTER (K210-V001)

1. Setzen Sie diesen Adapter in eine der an der Rückseite Thres NCR DECISION MATE V befindlichen Fassungen (2...6) ein.





- 2. Schließen Sie den am Kabelende vorhandenen Stecker an einen Centronics-kompatiblen Drucker an.
- 3. Das zu Ihrem Drucker gehörende Handbuch beschreibt die Handhabung von Druckpapier und Farbband.
- 4. Schließen Sie den Drucker an die erforderliche Netzspannung an.

WICHTIG: Der gleichzeitige Betrieb dieses Adapters mit dem Adapter K212 oder K213 ist nicht möglich.

Umseitig finden Sie eine Übersicht der im Rahmen des Übertragungsprotokolls benutzten Leitungen.

STROBE/	Taktfrequenz zur Druckersynchronisierung. Mindesttaktzeit l µsec. Empfang erfolgt während Signal-"low".
ACKNLG/	Signal (2.5 bis 10 µsec) zur Datenempfangsbestätigung. Emp- fang neuer Daten vor Rücksetzung dieses Signals unnöglich.
BUSY	Datenannahme nicht möglich aus einem der folgenden Gründe: - während des Datenempfangs (je nach Drucker) - während des Druckvorgangs - im Off-Line-Zustand - beim Vorliegen eines Fehlerzustandes - während des Zeilenvorschubs
DATA 1-8	Parallele Datenübertragung ('High" = log 1; "Low" = log 0)
PE	"High" zeigt das Papierende an
SLCT	Signal zeigt Wahlzustand des Druckers an (je nach Drucker)
AUTO FEED/	Automatischer Zeilenvorschub (nicht bei allen Druckern).
INIT/	Computersignal zur Druckerrückstellung (je nach Drucker).
ERROR/	Fehlerzustand des Druckers (z.B. Papierende, Off-Line, o.ä).
TEST 1-4	Eventuell vorhandene Prüfleitungen.






NCR DECISION MATE V


RS-232C-DRUCKER-ADAPTER (K212)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

Kit:603-6091230 Doc:017-0033061

TRANSMIT DATA (TD)	Übertragungsleitung des Computers zum Senden von Daten fester Länge (58 Bit). Nach der Übertragung jedes Zeich- ens ist das Signal dieser Leitung "low" (logisch = 1)
RECEIVE DATA (RD)	Über diese Leitung empfängt der Computer Daten. Zeichenlän- ge und Signalpegel wie TD.
CLEAR TO SEND (CTS)	Eingangssignal an den Computer: Die Übertragung von Daten erfolgt bei 'high".
REQUEST TO SEND (RTS)	Sendebereitschaftssignal vom Computer. In der nicht-Modem- Betriebsart ist das Signal immer "high". In der Modem- (Halbduplex-)Betriebsart ist das Signal "high", wern Daten zur Übertragung bereitstehen, "low" sonst.
DATA SET READY (DSR)	Eingangssignal an den Computer: "high" zeigt dem Computer an, daß Daten zum Empfang bereitstehen.
DATA TERMINAL READY (DIR)	Ausgangssignal vom Computer: Der Computer ist bereit, Daten zu empfangen.
CARRIER DETECT (CD)	Eingangssignal an den Computer: 'high" zeigt den ordnungs- gemäßen Empfang des Trägersignals des frenden Modens an.





NCR DECISION MATE V


CENTRONICS-ADAPTER (K210-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

NCR ist ständig bemüht, die Produkte im Zuge der Entwicklung von Technologie, Bauteilen, Soft- und Firmware dem neuesten Stand anzupassen. NCR behält sich deshalb das Recht vor, Spezifikationen ohne vorherige Ankündigung zu ändern. Nicht alle hier beschriebenen Leistungen werden von NCR in allen Teilen der Welt vertrieben. Nähere Informationen bezüglich eventueller Einschränkungen oder Erweiterungen sowie den aktuellen Stand erfahren Sie von Ihrem Händler oder der nächstgelegenen NCR-Geschäftsstelle.

CENTRONICS-ADAPTER (K210-V001)

 Setzen Sie diesen Adapter in eine der an der Rückseite Ihres NCR DECISION MATE V befindlichen Fassungen (2...6) ein.





- 2. Schließen Sie den am Kabelende vorhandenen Stecker an einen Centronics-kompatiblen Drucker an.
- 3. Das zu Ihrem Drucker gehörende Handbuch beschreibt die Handhabung von Druckpapier und Farbband.
- 4. Schließen Sie den Drucker an die erforderliche Netzspannung an.

WICHTIG: Der gleichzeitige Betrieb dieses Adapters mit dem Adapter K212 oder K213 ist nicht möglich.

Umseitig finden Sie eine Übersicht der im Rahmen des Übertragungsprotokolls benutzten Leitungen.

STROBE/	Taktfrequenz zur Druckersynchronisierung. Mindesttaktzeit l µsec. Empfang erfolgt während Signal-"low".
ACKNLG/	Signal (2.5 bis 10 µsec) zur Datenempfangsbestätigung. Empfang neuer Daten vor Rücksetzung dieses Signals urmöglich.
BUSY	Datenannahme nicht möglich aus einem der folgenden Gründe: - während des Datenempfangs (je nach Drucker) - während des Druckvorgangs - im Off-Line-Zustand - beim Vorliegen eines Fehlerzustandes - während des Zeilenvorschubs
DATA 1-8	Parallele Datenübertragung ('High" = log l; 'Low" = log 0)
PE	'High" zeigt das Papierende an.
SLCT	Signal zeigt Wahlzustand des Druckers an (je nach Drucker)
AUTO FEED/	Automatischer Zeilenvorschub (nicht bei allen Druckern).
INIT/	Computersignal zur Druckerrückstellung (je nach Drucker).
ERROR/	Fehlerzustand des Druckers (z.B. Papierende, Off-Line, o.ä).
TEST 1-4	Eventuell vorhandene Prüfleitungen.





NCR DECISION MATE V

UMSCHALTBARER RS-232C ADAPTER (K801-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.


UMSCHALTBARER RS-232C ADAPTER (K801-V001)

Dieser vielseitig verwendbare RS-232-C Adapter muß vor Gebrauch für den Anschluß eines Druckers, eines Plotters oder eines Modems vorbereitet werden. Gehen Sie bitte nach der folgenden Anleitung vor:


ANPASSUNG DER STECKERBELEGUNG

Ihrem Adapter sind ein kleines Gehäuse und zwei. Steckplatten beigefügt. Die Steckplatten tragen beschriftete Kontaktleisten, die die Steckerbelegung für Drucker, Plotter oder Modem definieren. Auf der Steckplatte für Modemanschluß können Sie auf der leeren Seite nach eigenem Bedarf eine Steckerbelegung verdrahten.

- Wählen Sie die gewünschte Steckplatte für den Kabeladapter.
- 2. Stecken Sie die Steckplatte in das kleine Gehäuse. Achten Sie darauf, daß die Beschriftung der gewünschten Kontakt-leiste im Ausschnitt des Gehäuses lesbar ist.
- 3. Kleben Sie den richtigen Identifikationsaufkleber auf die Rückseite des Gehäuses.
- 4. Stecken Sie das Gehäuse in die Öffnung an der Rückseite des RS-232-C Adapters.




Nachdem Sie den Adapter Ihren Wünschen entsprechend vorbereitet haben, können Sie ihn nun in einen der Steckerplätze 2 bis 6 an der Rückseite Ihres NCR DECISION MATE V einstekken.



Schließen Sie den am Kabelende vorhandenen Stecker an das RS-232C-kompatible Gerät an.

Vergewissern Sie sich bitte, welche Anpassungen an Ihrem Peripheriegerät oder an Ihrer Software erforderlich sind. Entnehmen Sie die hierzu notwendige Information der jeweiligen Dokumentation.

Umseitig finden Sie eine Übersicht über die vom RS-232-C Adapter verwendeten Signale. Die darauf folgenden Seiten geben Ihnen Aufschluß über die verschiedenen Höglichkeiten der Steckerverdrahtung.



H000-11F


Doc: 017-0033076

MODO-COMM

TRANSMIT DATA (TD)	Übertragungsleitung des Computers zum Senden von Daten fester Länge (58 Bit). Nach der Übertragung jedes Zeichens ist das an dieser Leitung vorhandene Signal "low".
RECEIVE DATA (RD)	Über diese Leitung empfängt der Computer Daten. Zeichenlän- ge und Signalpegel wie ID.
CLEAR TO SEND (CTS)	Eingangssignal an den Computer: Die Übertragung von Daten erfolgt beithigh
REQUEST TO SEND (RTS)	Sendebereitschaftssignal vom Computer. In der nicht-Modem- Betriebsart ist das Signal immer "high". In der Modem- (Halbduplex-)Betriebsart ist das Signal "high", wenn Daten zur Übertragung bereitstehen, "low" sonst.
DATA SET READY (DSR)	Eingangssignal an den Computer: "high" zeigt dem Computer an, daß Daten zum Empfang bereitstehen.
DATA TERHINAL READY (DIR)	Ausgangssignal vom Computer: Der Computer ist bereit, Daten zu empfangen.
DATA SIGNAL RATE SELECT (DSRS)	Einige Modems können mit zwei verschiedenen Geschwindigkei- ten Daten übertragen: +12V = höhere Geschwindigkeit.
TRANSMITTER SIGNAL ELEMENT TIMING (TSET)	Externe Taktfrequenz für den Sender.
RECEIVER SIGNAL ELEMENT TIMING (RSET)	Externe Taktfrequenz für den Empfänger.
CARRIER DETECT (CD)	Eingangssignal an den Computer: 'high" zeigt den ordnungs- gemäßen Empfang des Trägersignals des fremden Modems an.


AUSWAHL DER IFSEL - NUMMERN


Am Adapter finden Sie vier kleine Schalter, mit deren Hilfe die IFSEL Nummern eingestellt werden. In der Regel werden die Schalter nach folgender Abbildung (Standardeinstellungen) eingestellt:



Falls Ihr System andere IFSEL-Werte verlangt, können Sie nach folgender Übersicht die Schalter einstellen:

IFSEL	SCHALTER 4 2 1 B	PORT-ADRESSE
0A 0B 1A 1B 2A 2B 3A 3B 4A 4B		60H - 67H 68H - 6FH 70H - 77H 78H - 7FH 30H - 37H 38H - 3FH B0H - B7H B8H - BFH C0H - C7H C8H - CFH





NCR DECISION MATE V

MAUS-ADAPTER (K806-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

MAUS-ADAPTER (K806-V001)

INHALT

	NBETRI EBHAHME	
	EINLEITUNG	
50	OFTWARE	
	EINLEITUNG	. 6
	BENUTZUNG DER PORT-ADRESSEN	. 7
	FUNKTIONSPRÜFUNG	. 7
	DAS STATUS-BYTE	. 8
	BEFEHLE UND IHRE PARAMETER	. 8
	TNTEDDIDT_ DEUANDI INC	1 2

INBETRIEBNAHME

EINLEITUNG

Mit Hilfe einer "Maus" lassen sich Handbewegungen auf einem Schreibtisch oder einer ähnlichen Fläche in Bildschirmgrafik umsetzen. Sie können folgende Mäuse in Verbindung mit dem Maus-Adapter benutzen:


- Hawley Mouse MARK II
- Alps Encoder-Mouse
- Logitech LM-P-5

Die Verständigung zwischen einem Adapter und Ihrem NCR DECISION MATE V erfolgt über einen von insgesamt 10 Daten- übertragungskanälen. Jeder Datenübertragungskanal (oder IFSEL: engl. InterFace SELect) verfügt über 8 Portadressen. Der Maus-Adapter kann grundsätzlich jede beliebige der 10 IFSEL-Nummern benutzen. Die für diesen Adapter vorhandene p-System-Software betrachtet die IFSEL-Nummer 2A (Portadressen 30H...37H) als Standardwert. Diese IFSEL-Nummer ist bereits bei der Lieferung des Maus-Adapters eingestellt. Die zur IFSEL-Auswahl gehörenden Schalter befinden sich innerhalb des Gehäuses.

Ebenfalls innerhalb des Gehäuses sind Schalter für die Auswahl der von Ihnen benutzten Maus vorhanden. Diese Schalter sind für den Betrieb der folgenden Mäuse werksseitig eingestellt:

- Hawley Mouse Mark II
- Alps Encoder-Mouse

Vorausgesetzt, daß Sie eine dieser Mäuse mit der Standardeinstellung der IFSEL-Nummer betreiben wollen, ist ein



Öffnen des Gehäuses des Maus-Adapters nicht erforderlich. In diesem Fall können Sie ohne weiteres den Adapter in eine der Steckfassungen 2...6 an der Rückseite Ihres NCR DECISION MATE V einsetzen (siehe Abb. 1.1). Anschließend sollten Sie (den zweiten Teil dieser Anleitung ("Software") bezüglich der für den Betrieb einer Maus benötigten Software lesen.

Wenn Sie eine Depraz- oder eine Logitech-Maus benutzen, oder im Fall, daß Sie von einer vom Standardwert (2A) abweichenden IFSEL-Nummer Gebrauch machen möchten, sollten Sie gemäß der im folgenden Abschnitt enthaltenen Beschreibung verfahren.





Abbildung l.l: Der Maus-Adapter

IFSEL- UND MAUS-AUSWAHL

Die nachstehend beschriebenen Arbeitsschritte sind nur dann erforderlich, wenn Sie die IFSEL-Nummer ändern oder eine der folgenden Mäuse benutzen möchten:

WICHTIG:

Ein Federring betindet sich zwischen der mit den Leiterbahnen belegten Fläche der Plating und dem Gehause.



Abblebane 1.0: UFSFL- and Maus-Auswahl

- Logitech LM-P-5
- Entfernen Sie den am Gehäuse befestigten Drahtgriff und die vier Schrauben. Das Gehäuse sollten Sie noch nicht öffnen.
- 2. Halten Sie die zwei Teile des Gehäuses zusammen, und legen Sie den Adapter auf einen Schreibtisch o.ä., so daß die Schraublöcher nach unten zeigen. Entfernen Sie den oberen Teil des Gehäuses.
- 3. Auf der Platine des Maus-Adapters sind drei Schaltbrücken mit Jl0, J9, J8 gekennzeichnet (siehe auch Abbildung 1.2). Die Standardeinstellung 2A hat zur Folge, daß jede dieser drei Schaltbrücken in der OFF-Stellung ist. Wenn Sie eine Depraz- oder eine Logitech-Maus benutzen, müssen Sie alle drei Schalter in die ON-Stellung bringen. Hierzu ist jeder Draht aus seinem Haken zu lösen und in den jeweils unmittelbar links befindlichen Haken einzusetzen.
- 4. Die Aufschrift Jl auf der Platine (siehe auch Abbildung 1.2) zeigt Ihnen, wo die Schalter für die IFSEL-Auswahl zu finden sind. Die Einstellung einer IFSEL-Nummer erfordert eine Neubelegung der zwei Steckverbindungen auf den paarweise angeordneten Stiften (siehe Abb. 1.2). Die zwei am weitesten links befindlichen Stifte bilden die Schaltbrücke Jl, die zwei am weitesten rechts befindlichen Stifte bilden die Schaltbrücke J7. Die zwei Steckverbindungen befinden sich auf den Schaltbrücken J3 bzw. J6, solange die IFSEL-Nummer 2A eingestellt ist.
- 5. Schrauben Sie das Gehäuse anhand der vier Schrauben zusammen; bringen Sie den Drahtgriff wieder an.

Abbildung 1.3 enthält eine Aufstellung der IFSEL-Nummern mit den jeweils verfügbaren Portadressen.

IFSEL-NR	PORT-ADRESSEN
QA.	60–67
OB	68–6F
lA	70–77
1B	78–7F
2A	30–37
2B	38–3F
3A	в0-в7
3B	B8-BF
4A	COC7
4B	C8-CF

Abbildung 1.3: IFSEL/Portadressen

SOFTWARE

EINLEITUNG

Der Maus-Adapter beinhaltet einen eigenen Mikroprozessor sowie eigene Firmware. Dies hat zur Folge, daß die zusätzliche Belastung des Prozessors des NCR DECISION MATE V durch den Betrieb des Maus-Adapters sehr gering ist. Der Maus-Adapter ist in der Lage, bis zu 4000 Positionen der angeschlossenen Maus in einer Sekunde an den Computer zu senden. Ihr Programm kann einen Bereich definieren, innerhalb dessen die Maus sich bewegen muß. (Sämtliche Positionen und Bereiche werden als X/Y-Koordinaten angegeben.) Der Maus-Adapter kann nicht nur die Position der Maus sondern auch den Zustand von bis zu drei an der Maus befindlichen Schaltern vermitteln. Ein Status-Byte gibt Aufschluß darüber, ob die internen ROM- und RAM-Speicher des Adapters einwandfrei funktionieren, ob der Adapter bereit ist, Befehle oder Daten zu senden oder zu empfangen, und ob das Interrupt-Signal gesetzt wurde.

Der Maus-Adapter bietet zwei Verfahrensweisen, auf die Ihr Programm die Bewegung der Maus und die Betätigung eines Schalters an der Maus verfolgen kann: Es kann in bestimmten Zeitabständen diese Daten von dem Maus-Adapter lesen. Die zweite Methode besteht darin, auf ein Interruptsignal zu warten, und erst dann die Positions- und Schalterdaten zu lesen. Sofern Sie von der Interrupt-leitung des Computers Gebrauch machen wollen, sind in der Regel zusätzliche Interrupt-Controller-Schaltungen erforderlich. Wenn Sie aber Ihren NCR DECISION MATE V als 8-Bit-System benutzen, können Sie aufgrund bestimmer Eigenschaften des Z80A-Mikroprozssors. Interrupt-Behandlung auch ohne solche Sthaltungen verwirklichen (siehe hierzu den Abschnitt "Interrupt-Behandlung").

Die von NCR erhältliche p-System-Softvare beinhaltet eine Anzahl von BASIC-, FORTRAN- und Pastal-Programme für den Betrieb des Maus-Adapters. Eine Beschreibung dieser Programme in englischer Sprache liegt mieser Anleitung bei.

Sie können den Maus-Adapter selbstverständlich auch mit den Betriebssystemen CP/M und MS-DOS benutzen. Dieser Teil ("Software") beschreibt die Anweisungen für die Programmierung des Maus-Adapters. Die besten Ergebnisse lassen sich mit Programmen in Assemblersprache erzielen.

BENUTZUNG DER PORT-ADRESSEN

Der Maus-Adapter verwendet die erste und die zweite der zur gewählten IFSEL-Nummer gehörenden Port-Adressen. Vorausgesetzt, daß Sie die Standard-IFSEL-Nummer nicht geändert haben, sind die benutzten Port-Adressen 30H (Port 1) und 31H (Port 2). Die Ein- und Ausgabe über die Port-Adressen erfolgt gemäß folgender Einteilung:

- IN Port 1 Das Programm liest Daten vom Maus-Adapter.
- OUT Port 1 Der Maus-Adapter empfängt Daten von Ihrem Programm.
- IN Port 2 Das Program liest das Status-Byte des Maus-Adapters.
- OUT Port 2 Das Programm sendet Befehle an den Maus-Adapter.

FUNKTIONSPRÜFUNG

Wenn Sie Ihren NCR DECISION MATE V bei eingesetztem Maus-Adapter einschalten, setzt das Reset-Signal des Computers auch den Maus-Adapter in seinen Anfangszustand zurück. Der Prozessor des Maus-Adapters liest dann Anweisungen im eigenen ROM: Zunächst wird geprüft, ob ROM und RAM des Maus-Adapters einwandfrei funktionieren. Dann initialisiert der Maus-Adapter seine I/O-Ports.

Sollte ein Fehlerzustand im ROM oder im RAM vorliegen, wird ein entsprechendes Bit im Status-Byte gesetzt. Der folgende Abschnitt erläutert die Bedeutung der einzelnen Bits des Status-Bytes und zeigt Ihnen, wie Ihr Programm dieses Byte lesen kann.

DAS STATUS-BYTE

Ihr Programm kann das Status-Byte mit einer IN-Anweisung an Port 2 (31H bei IFSEL 2A) lesen. Abbildung 2.1 zeigt die Bedeutung der einzelnen Bits dieses Bytes.

Bit:	7	6	5	4	3	2	1	0
	Х	INI	RAM	ROM	Х	Х	IBF	OBF

Abbildung 2.1: Das Status-Byte

- X Dieses Bit wird nicht benutzt.
- INT Sobald der Maus-Adapter ein Interruptsignal ausgibt, wird dieses Bit gesetzt (logisch 1). Es bleibt in diesem Zustand, während die Interruptleitung aktiviert ist (active "low").
- ROM Ein Fehlerzustand im ROM des Maus-Adapters führt dazu, , daß dieses Bit gesetzt wird. Sonst ist es zurückgesetzt.
- RAM Ein Fehlerzustand im RAM des Maus-Adapters führt dazu, daß dieses Bit gesetzt wird. Sonst ist es zurückgesetzt.
- IBF Input Buffer Full: Solange dieses Bit gesetzt ist, kann der Maus-Adapter weder Befehle noch Daten von Ihrem Programm empfangen. Vor der Ausgabe von Befehlen oder Daten an den Maus-Adapter sollte ein Programm den Zustand dieses Bits abfragen und die Ausgabe erst dann ausführen, wenn das Bit zurückgesetzt ist.
- OBF Sobald dieses Bit gesetzt wird, kann Ihr Programm ein Datenbyte über Port 1 des Maus-Adapters 1esen. Das Programm sollte keinen Lesevorgang versuchen, während dieses Bit zurückgesetzt ist.

BEFEHLE UND IHRE PARAMETER

Dieser Abschnitt befaßt sich mit den vom Maus-Adapter anerkannten Befehlen. Einige dieser Befehle leiten die Übertragung einer Reihe von Parametern (Daten) ein. WICHTIG: Nachdem ein zum Senden oder zum Empfangen von Parametern gehörender Befehl gesendet worden ist, müssen alle zu diesem Befehl gehörenden Parameter ausgegeben bzw. gelesen werden. Ihr Programm sollte die Übertragung der Parameterliste nicht vorzeitig abbrechen, indem es z.B. einen neuen Befehl an den Maus-Adapter sendet.

Alle Befehle an den Maus-Adapter sind über Port 2 auszugeben; Parameter werden über Port 1 sowohl gesendet als auch empfangen.

Die folgenden Werte werden beim Einschalten Ihres NCR DECISION MATE V mit Maus-Adapter automatisch eingestellt. Sie verlieren ihre Gültigkeit, erst wenn sie von Ihrem Programm bzw. einer Bewegung der Maus aufgehoben werden.

XMAX: Der höchste Wert, den die Maus in der X- (horizontalen) Richtung erreichen kann: 640
YMAX: Der höchste Wert, den die Maus in der Y- (vertikalen) Richtung erreichen kann: 400
XMIN: Der niedrigste Wert, den die Maus in der X-Richtung erreichen kann: 0
YMIN: Der niedrigste Wert, den die Maus in der Y- Richtung erreichen kann: 0

X- und Y-Koordinaten der gegenwärtigen Maus-Position: 0 Alle Interruptsignale sind außer Kraft.

Nachstehend finden Sie eine Beschreibung jedes Befehls und der etwa dazugehörigen Parameter. Für jeden Befehl ist der hexadezimale Wert angegeben, der über Port 2 an den Maus-Adapter zu senden ist. Negative (Minus-) Werte werden immer als Zweierkomplement dargestellt.

00 Die absolute Position der Maus wird gelesen Die Reihenfolge der zu lesenden Parameter:

> X-Koordinate, niederwertiges Byte X-Koordinate, höherwertiges Byte Y-Koordinate, niederwertiges Byte Y-Koordinate, höherwertiges Byte Schalter-Status-Byte (s. Ende dieses Abschnitts)

Die absolute Position bezieht sich auf die Änderung der Position der Maus (ggf. innerhalb des definierten Bewegungsbereichs) seit dem letzten Setzen der Anfangsposition. (Diese Anfangsposition wird beim Einschalten auf X=0, Y=0 gesetzt. Sie kann ebenfalls anhand des Befehls 04 gesetzt werden.)

Ol Das aufgrund einer Bewegung der Haus erzeugte Interruptsignal wird anerkannt

Keine Parameter.

Dieser Befehl hat gleichzeitig zur Folge, daß das Interruptsignal für die Mausschalter außer Kraft gesetzt wird.

- 02 Interruptsignale werden nicht erkannt Keine Parameter.
- 03 Das Signal an der Interruptleitung und das INT-Bit im Status-Byte werden zurückgesetzt Keine Parameter.
- 04 Die logische Position der Maus wird gesetzt Die Reihenfolge der Parameter, die an den Maus-Adapter zu senden sind:

X-Koordinate, niederwertiges Byte X-Koordinate, höherwertiges Byte Y-Koordinate, niederwertiges Byte Y-Koordinate, höherwertiges Byte

Wenn diese Position sich außerhalb des für die Bewegung der Maus definierten Bereichs liegt (s. Befehle 05 und 0A), findet die Definition dieses Bereichs keine Anwendung.

05 Der Höchstwert, den die Maus in der X- bzw. Y-Richtung erreichen kann, wird gesetzt
Die Reihenfolge der Parameter, die an den Maus-Adapter zu senden sind:

XMAX, niederwertiges Byte XMAX, höherwertiges Byte

YMAX, niederwertiges Byte YMAX, höherwertiges Byte

Das Verhältnis der mit der Maus zurückgelegten Entfernung zum Wert, der für diese Entfernung vom Maus-Adapter gesendet wird, ist für die verschiedenen Mäuse unterschiedlich. Die beim Einschalten automatisch eingestellten Werte (XMAX = 640, YMAX = 400) entsprechen einer angenehmen Reichweite bei der Benutzung einer Maus auf einem Schreibtisch.

06 Das aufgrund der Betätigung eines Maus-Schalters erzeugte Interruptsignal wird anerkannt

Keine Parameter.

Dieser Befehl hat gleichzeitig zur Folge, daß das bei einer Bewegung der Maus erzeugte Interruptsignal außer Kraft gesetzt wird.

07 Die Interruptsignale sowohl für die Betätigung eines Schalters als auch für eine Bewegung der Haus werden erkannt

Keine Parameter.

08 Der ROM des Maus-Adapters wird überprüft Keine Parameter. Diese Überprüfung erfolgt auch beim Einschalten.

09 Die relative Position der Maus wird gelesen Parameter: Siehe 00.

Die relative Position der Maus bezieht sich auf den Positionsunterschied zwischen der gegenwärtigen Position und der zuletzt gelesenen Position.

OA Der Niedrigstwert, den die Maus in der X- bzw. Y-Richtung erreichen kann

Die Reihenfolge der Parameter, die an den Maus-Adapter zu senden sind:

XMIN, niederwertiges Byte

XMIN, höherwertiges Byte

YMIN, niederwertiges Byte

YMIN, höherwertiges Byte



WICHTIG: Absolute und relative Position der Maus werden in denselben Registern des Maus-Adapters gespeichert. Infolgedessen ist bei der Benutzung beider Positionsformate in einem Programm Vorsicht geboten. Im Fall, daß sowohl die absolute als auch die relative Position der Maus in Ihrem Programm benötigt wird, empfiehlt es sich, die absolute Position als X/Y-Koordinaten in Programmvariablen festzuhalten. Sie können mit Hilfe des Befehls 04 diese Werte in die Positionsregister wieder zurückschreiben.

Der Maus-Adapter berücksichtigt die am Gehäuse der Maus vorhandenen Schalter. Der am weitesten links befindliche Schalter wird als Sl, der am weitesten rechts befindiche Schalter als S2 bezeichnet. Ein etwa in der Mitte vorhandener Schalter wird als S3 bezeichnet. Jedem Schalter ist ein Bit im Schalter-Status-Byte (Befehl 00) zugeordnet:

- S1 Bit 0
- S2 Bit 1
- S3 Bit 2

(Die verbleibenden fünf Bits dieses Bytes werden nicht benutzt.) Das Bit ist gesetzt, während der entsprechende Schalter sich in gedrückter Stellung befindet.

INTERRUPT-BEHANDLUNG

Dieser Abschnitt befaßt sich mit den Interruptsignalen, die von dem Maus-Adapter ausgegeben werden. Vorausgesetzt, daß die Interruptsignale nicht außer Kraft sind, wird ein solches Signal bei jeder Bewegung der Maus bzw. bei jedem Öffnen und jedem Schließen der Kontakte eines Schalters.

WICHTIG: Die Benutzung der Interrupt-Leistungen des Maus-Adapters (über die Abfrage des INT-Bits des Status-Bytes binaus) setzt Erfahrung im Umgang mit Halbleiter-Bauteilen voraus. Wichtige Informationen über die Hardware Ihres NCR DECISION MATE V finden Sie im Band 'Hardware' des von NCR herausgegebenen System Technical Manual.

Wenn Sie Ihren NCR DECISION MATE V als 16-Bit-System benutzen, sind für die Behandlung von Interruptsignalen zusätzliche Interrupt-Controller unerläßlich.

Bestimmte Eigenschaften des Z80A-Mikroprozessors ermöglichen in einem 8-Bit-System eine Interrupt-Behandlung ohne Interrupt-Controller: Beim Interrupt-Modus l (IM l / Opcode: ED 56) wird beim Erzeugen eines Signals auf der Interruptleitung die Programmsteuerung an die hexadezimale Adresse 38 übergeben. Das Betriebssystem CP/M-80 enthält an dieser Adresse einen Sprungbefehl (JP) an das zu Testzwecken eingesetzte DDT-Programm. Vorausgesetzt, daß DDT für Ihre Anwendung nicht benötigt wird, können Sie einen Sprungbefehl an dieser Adresse ablegen. Dieser könnte dann auf Ihr eigenes Interrupt-Behandlungsprogramm verweisen.

Introduction

The following is a description of the procedures you can use with the p-System TM to work with your mouse.

The software you need for using the Mouse interface and working with the Mouse in the p-System TM is contained in the MOUSE.CODE file. If you have a Runtime System MOUSE.CODE is incorporated in your SYSTEM.LIBRARY. If you have a Plus System, you have to insert this code in your SYSTEM.LIBRARY, in any of slots 0 through 15. Chapter 6, utility 'LIBRARY' in the 'UCSD p-System, Programming' Manual describes how this is done.

The interface part of the Mouse unit affords access to the following procedures:

GMOUS: gives the status of the Mouse switches and

Mouse position. This procedure supplies the absolute position (x and y coordinates) of the Mouse and the status of the switch(es) (up to 3). Use all three switch variables, even if

your Mouse has only one or two switches.

X,Y: absolute x and y coordinates

SW1,SW2,SW3: status of the Mouse switches (1 = pressed, θ

= not pressed or not existent)

SETPOS: sets the logical position of the Mouse.

X,Y: New x and y coordinates for the Mouse

position.

Note: Use this option to set a new position for the Mouse. If you require no direct correlation between the physical position of the Mouse and its program position, you can reset

(This is the description of the Mouse unit of the p-SystemTh) Please insert it in the manual UCSD p-System, Programming, chapter 8)

 $p\text{-System}^{TM}$ is a trademark of Softech Microsystems, Inc., and is used pursued to a license granted by Softech Microsystems, Inc.

the logical Mouse position by means of SETPOS.

SETMAX: sets maximum values for the Mouse position.

Sets the maximum x and y values the Mouse

can attain (default: x=640, y=400).

XMAX,YMAX: are maximum values for the x and y

coordinates

For SETPOS note that the initial Mouse position is x=0, y=0. The Mouse can move within the area delimitated by x=0, y=0 and the values set in SETMAX.

Pascal Procedures

To use the Mouse procedures in a Pascal program, declare USES MOUSE;

The first lines of the respective procedures have the following forms:

GMOUS

PROCEDURE GMOUS
(VAR SW3, SW2, SW1, Y, X: INTEGER)

SETPOS

PROCEDURE SETPOS (X,Y: INTEGER)

SETMAX

State of the State

PROCEDURE SETMAX (XMAX, YMAX: INTEGER)

Example

Here is an example for the use of the Mouse procedures in Pascal.

In the first part of the main program, the maximum Mouse position is set by means of the X and Y coordinates; and the present Mouse position is set to zero. In the second part of the main program, the variables are collected and displayed on the screen. SW1, SW2, and SW3 designate the switches on the Mouse (here the HAWLEY MARK II Mouse), which can be on or off. X is the Mouse position on the X coordinate, Y the Mouse position on the Y coordinate.

```
[ EXAMPLE MOUSE PROGRAM PASCAL ]
PROGRAM MOUSETP:
  USES MOUSE:
  VAR SW1, SW2, SW3, X, Y, X0, Y0, XM, YM: INTEGER; C:CHAR;
  PROCEDURE FIN(VAR C:CHAR);
{ PROMPT FOR FINISH }
    BEGIN
      GOTOXY (0;18);
      WRITE(' DO YOU WANT TO FINISH? Y/N ');
      READLN(C);
    END:
  BEGIN
{ CLEAR SCREEN, CURSOR INVISIBLE }
    WRITELN(CHR(27),'@0',CHR(27),CHR(69));
                 ***** MOUSE EXAMPLE PASCAL
    WRITELN( '
    GOTOXY (0,16);
    WRITELN('
              TO STOP PRESS SWITCH 1 ');
```

```
{ SET HAXIMUM }
    XM:=10000;
     YM:=10000;
     SETHAX (XM, YM);
{ SET START POSITION }
    X0:=0;
    Y0:=0;
    SETPOS(X0,Y0);
    C:='N';
[ LOOP HOUSE ACTIONS ]
     REPEAT
      GMOUS(SW3,SW2,SW1,Y,X);
      GOTOXY(0,4);
      WRITELN('
                   X=',X:6,' Y=',Y:6);
      GOTOXY(0,6);
                  SWITCH 1:',SW1,' SWITCH 3:',SW3,' SWITCH 2:',SW2);
      WRITELN('
      GOTOXY (0,18);
[ SET OR CLEAR PROMPT FOR FINISH DEPENDING ON SWI ]
       IF SW1=1 THEN FIN(C)
                ELSE WRITE(CHR(27),'L');
     UNTIL C in ['y','Y'];
[ CURSOR VISIBLE ]
    WRITE(CHR(27),'01')
  END.
```

The state of the s

Fortran Procedures
To use the Mouse procedures in a Fortran program, declare
\$USES MOUSE

The subroutine and parameter definition can be found below:

GMOUS

SUBROUTINE GMOUS(SW3,SW2,SW1,Y,X)
INTEGER SW1, SW2, SW3, Y, X

SETPOS

SUBROUTINE SETPOS (X,Y)
INTEGER X,Y

SETHAX

SUBROUTINE SETMAX (XMAX,YMAX)
INTEGER XMAX,YMAX

Example

Here is an example for the use of the Mouse procedures in FORTRAN.

In the line starting with 1, the maximum Mouse position is set by means of the X and Y coordinates. In the line starting with 2, the present Mouse position is set to zero. In the line starting with 10, SW1, SW2, and SW3 designate the switches on the Mouse (here the HAWLEY MARK II Mouse), which can be on or off. X is the Mouse position



on the X coordinate; y the Mouse position on the coordinate.

Then the program collects the values and displays them on the screen. $\ \ \,$

```
MOUSE EXAMPLE PROGRAM FOR FORTRAN
C
c
SUSES HOUSE
         PROGRAM MOUSTF
         INTEGER SW1, SW2, SW3, X, Y, X0, Y0, XM, YM
         CHARACTER C
C
      CLEAR SCREEN, CURSOR INVISIBLE
        WRITE(*,'(AAAA)') CHAR(27),'80',CHAR(27),'E'
        WRITE(*, 200)
200
         FORMAT(4X, '*****
                              MOUSE EXAMPLE FORTRAN ******
С
        SCREEN POSITION LINE 16 COLUMN 0
        WRITE(*,'(AA\)') CHAR(27),'Y0'
WRITE(*,'(A)') TO STOP PRES
                             TO STOP PRESS SWITCH 1 '
C
        SET HOUSE MAX VAL
        XM=10000
        YM=10000
        CALL SETMAX (XM, YM)
1
C
        SET MOUSE POSITION
        X = 0
        V = 6
2
        CALL SETPOS(X,Y)
        C='N'
```

```
c
         LOOP MOUSE ACTIONS
         DO 1000 I=0.0.0
10
         CALL GHOUS (SW3, SW2, SW1, Y, X)
         WRITE(*,'(AA\)') CHAR(27),'Y$ '
C
         SCREEN POSITION LINE 4, COLUMN 0
         WRITE(*,300) X,Y
300
         FORMAT (' X=',16,' WRITE(',100) SW1,SW3,SW2
         FORMAT ('
                                     Y=',16//)
         FORMAT(' SWITCH1:',I1,' SWITCH1: SCREEN POSITION LINE 18, COLUMN 0
100
                                         SWITCH3: ', 11, ' SWITCH2: ', 11)
c
         WRITE(*,'(AA\)') CHAR(27),'Y2 '
c
         SET OR RESET PROMPT FOR FINISH DEPENDING ON SWI
         IF (SW1 .EQ. 1) THEN
         CALL FIN(C)
         ELSE
         WRITE(*,'(AA\)') CHAR(27),'L'
         ENDIF
         IF ((C .EQ. 'Y') .OR. (C .EQ. 'y')) THEN I\!=\!1
         ENDIF
1000
         CONTINUE
c
         CURSOR VISIBLE
         WRITE(*, '(AA) ') CHAR(27), '@1'
         END
         SUBROUTINE FIN (C)
C
         PROMPT FOR FINISH
         CHARACTER C
         WRITE(*,'(A\)') '
                                 DO YOU WANT TO FINISH?
                                                             Y/N '
         READ(*,'(A1)') C
         RETURN
         END
```

BASIC Interface

To use the Mouse procedures in a BASIC program, declare USES MOUSE

The subroutine and parameter definition can be found below:

GHOUS

SUB GMOUS(SW3,SW2,SW1,Y,X)
INTEGER SW1, SW2, SW3, Y, X

SETPOS

SUB SETPOS (X,Y)
INTEGER X,Y

SETMAX

SUB SETMAX (XMAX,YMAX)
INTEGER XMAX,YMAX


Example

Here is an example for the use of the Mouse procedures in BASIC.

In the line starting with 10, the maximum Mouse position is set by means of the X and Y coordinates. In the line starting with 20, the present Mouse position is set to zero. In the line of the main program starting with 100, the variables are collected and displayed on the screen.

SW1, SW2, and SW3 designate the switches on the Mouse (here the HAWLEY MARK II Mouse), which can be on or off. X is the Mouse position on the X coordinate; y the Mouse position on the Y coordinate.

```
REM
             HOUSE TEST PROGRAM B A S I C
        REM
        REM
        USES MOUSE
        INTEGER SW1, SW2, SW3, X, Y, X0, Y0, XM, YM
        DIM CS 1
        SUB FIN (CS)
        REM PROMPT FOR FINISH
                         DO YOU WANT TO FINISH? Y/N ":CS
        INPUT AT (19,1) *
        SUBEND
        REM CLEAR SCREEN, CURSOR INVISIBLE
        DISPLAY ERASE ALL: CHRS(27); "@8"
                              .....
                                      MOUSE EXAMPLE BASIC ******
        DISPLAY AT (2,1): "
        DISPLAY AT (17,1):"
                               TO STOP PRESS SWITCH 1 "
        REM SET MOUSE MAX VAL
        XH=18888
        YM=10000
10
       CALL SETMAX (XM, YM)
       REM
             SET MOUSE POSITION
       X Ø = Ø
       Y Ø = Ø
20
       CALL SETPOS(X0,Y0)
       CS="N"
        REM LOOP HOUSE ACTION
        FOR I=0 TO 0 STEP 0
        CALL GHOUS (SW3, SW2, SW1, Y, X)
100
        DISPLAY AT(5,1) USING " X= 44444
                                               DISPLAY AT(7,1):
                           SWITCH 1:"; SW1; " SWITCH 3:"; SW3; " SWITCH 2:"; SW2
             SET OR CLEAR PROMPT FOR FINISH DEPENDING ON SWI
       IF SW1=1 THEN CALL FIN(C$) ELSE DISPLAY AT (19,1):CHR$(27); "L":
        IF CS="Y" OR CS="y" THEN I=1
        NEXT I
1000
       REM CURSOR VISIBLE
       DISPLAY AT (1,1):CHRS(27); "@1"
```



Date: Oct-3-83 PAGE 3

MS 017-0005153 Mouse-Interface Kit Nr. K806

Kit Specification K805

Mouse-Interface

1.0 Scope

المراجع فيناه المراجع فيها والمراجع

This specification defines the requirements for an interface between the DMV and most today known "mice".

A MOUSE is a user friendly device which is used to control the position of a cursor on the CRT-screen. This position, are capability combined with up to three switch options and the MOUSE enables this unit to be used to construct draphic displays or to select individual commands from a menu of commands displayed on the screen.

This specification describes only the mouse-interface and not the MOUSE itself.

The mouse-interface has its own microcomputer with firmware and is able to send at least 4000 positions per accord. (see 3.8). It offloads the mainprocessor considerable by its own intelligence.

Major features of the mouse-interface are:

- compute absolute or relative mouse-position and sample switch-status of the mouse-switches
- transfer this information to the DMV in a defined encrosed
- accept control-codes from the DMV for the mouse (interrupthandling,range-check)
- range-check for the mouse-position
- mouse-interrupt generation
- auto-config-capability

2.0 Reference Documents

2.1 Unit Dependent Documents
017-0024673 FS Professional Desk Top Computer
NCR Decision Mate V
008-0072105 FS MOUSE
006-1004082 Circuit Integrated NMOS UPI with 1986M (45-44-4)

2.2 NOR Standards

CES 2-11-01 Environment, Humidity, Temperatur, Pretsere CES 2-11-08 El. Magn. Interference Emission CES 2-11-09 El. Magn. Interference Susceptiblity CES 2-11-10 Electrostatic Discharge Requirements CES 3-02-11 Product Safety, Design and Certification

Date: Oct-3-83 PAGE 4

MS 017-0005153 Mouse-Interface Kit Nr. K806

3.0 Requirements

3.1 General Description

a first or second generation Desk Top Computer DMV and one mechanical mouse. A list of connectable types of mice is given by table 4. The interface has to be connected to one interfaceconnector on the backside of the DMV. A similar housing to that of the RS-232- or the IEEE-488-interface is used. The interface has a second connector to which a MOUSE must be connected. Some types of mice can be used. The mouse-type is selected by strapping the jumpers on the interface. For first generation units of the DMV (Z80\8088) the I\O-adress of the mouse-interface can be selected by jumpers on the interface. For second generation units of the DMV the AUTO/-signal is used. This signal tells the mouse-interface if this is a first or a second generation DMV. No straps are neccessary for this distinction. The electronic circuity works in conjunction with a single-chip-microcomputer to compute the mouse-nosition, get switch-status and transfer this information to the host-system. This circuit handles also the generation of interrupts to the host-system. An additional range where for the mouse-position is performed.

The mouse-interface described here is to be used with

3.2 Electrical Requirements

Electrical specification for the interface circuits as a based on the use of TTL-technology. Power source should not exceed 5.25 volts and is referenced to logic ground.

Supply voltage:

5 V DC at 150 mA max.

Data line levels :

"1" 2.4 Volts min , 5.2% Volts a. "0" 0 Volts min, 0.4% Volts a.

at 2.0 mA

3.2.1 Connector Pin Assignment for DMV

The mouse-IF is prepared to serve the DMV-bus with/without autoconfig and with/without interrupt.

(first/second generation)

3.2.1.1 First Generation

3.2.1.2 Second_Generation

33/44

Tit st deller action								
		c						
+04	1	+5V						
RESERVED	3	+12V ·						
RESET!	3	RESET IN/						
(CAR)	4	IOR/						
MEMON!	5	KEMR/						
801	8	800						
8.03	7	802						
900	- 8	· 604						
807	9	603						
DEADY DINA	10	abtri/						
E239/	11	RESERVED						
BETACK	12	IFEEL4/						
AMETO!	13	DIRJ						
THERLOY	14	HLDA .						
8 STRI	16	CLK1						
LORD	18	TRAMO!						
ea10	17	8A15						
BAIT	18	BIAB						
SA15	19	BA14						
CEAD	20	6A12						
E411	21	5A10						
640	22	BAS						
SAZ	23	8AS						
BAS	24	844						
6.63	25	ea2						
BAI	28	CAE						
(PGE LIV	27	IFSEL2/						
IFEELI/	33	IFSE LOV						
DEGI	259	eorg						
DACK1/	30	DACKOV						
\TANK	31	INT/						
LGRD	32	LGRO						

1.2 Second-beneration									
	•		c						
	+5V	1	+ 5∨						
	PERC/ .	2	+12V						
	RESET/	נ	RESET IN!						
	1041	4	IOR/						
	WEMM!	E	MEHR!						
	BDI	6	€D0						
	803	7	803						
	6 <i>0</i> 5		BD4						
	€ 07	9	₽ 06						
	. READY DMA	10	PELLERYED						
	EO#/	11	10257						
	RESERVED	12	IFSEL ./						
\mathbf{x}	VOTUA	13	DIR/						
	THOLD!	14	HLDA						
	PCLK/	15	CLK1						
	LGRO	16	TRAMD .						
	5A19	17	BA15 ···						
	8A17	18	ZA16						
	BA15	18	QA14						
	EAIJ	20	BA12						
	CA11	21	CIAS						
	BA9	22	BAS						
	BA7	23	BAS						
	ea5	24	BAd						
	EAS	25	GA2						
	BA1	28	BAO						
	IFSEL /	27	IFSEL /						
	IFSEL /	28	IFSEL /						
	DRQ1/	29	CRO3/						
	RESERVED	30	RECERVED						
	WAIT/	31	INT/						
	LGRD	22	LGRD						

0.2.1.3 Signals used by the mouse-interface

Pin#

1	ત	+59	÷	+5V
2	a	PERC/		
.3	a	RESETZ		
4	ð	I DW.1	\subseteq	IOR/
6	a	BD1	C	5D0
7	£.	BD3	C	SDR
8	\mathcal{E}	BD5	C	BD4
9	a	BD フ	_	BD6
11			C	IDSEL/
12			C	IFSEL4/
13	а	AUTO/		
25	а	BA3		
26			C	BAO
27	a	IFSEL3/	\subset	IFSEL2/
28	ε	IFSEL1/	\subset	IFSEL0/
31			C	INT/
32	ત્ર	LGRD	c	LGRD

Date: Oct-3-83 PAGE 6

and the second of the second of the second

MS 017-0005153 Mouse-Interface Kit Nr. K806

3.2.2 Connector Pin Assignment for Mause-connector

Pin#

Mouse-type

HANLEY Mark	ΙΙ	
ALPS Encoder	Mouse	
Mouse System	ns Quad	Mouse

DEFRAZ Souris F4 LOGITECH F4 LOGITECH LM-F-5

Assignment

1	+5V	+5V
2	XA	Y1
3	XB	Y2
4	YA	XΖ
5	YB	X 1
6	S1	GND
7	83	S3
8	S2	S2
9	GND	S1

3.3 Mechanical Requirements

Weight less then 0.400 kg
Dimensions Widht 114 mm (4.5 ")
Depht 107 mm (4.2 ")
Height 22 mm (0.9 ")

The FC-board must meet the requirements of UL 94 V2 or better.

3.4 Power-Up/Level-0-Diagnostic

A low level on the RESET-pin of the 8741A which is connected to SYSTEM-RESET (pin 3a) initiates the microcomputer-chip to start firmware at location zero. The RESET-signal must have a minimal length of 20 us after power-up.

At this point the unit begins to examine the level-or diagnostic-routine. A RAMH and a ROMHcheck are performed. After completition of these checks the following bits of the status-register contain level-O-diagnostic informs.

bit 5 is set ---> RAM of 8741A is defective bit 4 is set ---> ROM of 8741A is defective Otherwise these bits are cleared.


Now the ports are set to start condition and the processor begins to count the pulses coming from the MOUSE. The exchanging of the pins of the various mouse-types is done by the firmware in the microcomputer-chip. Only the GND-signal is exchanged by mechanical switches.

Date: Oct-3-83 FAGE 7

MS 017-0005153 Mouse-Interface Kit Nr. K806

3.5 Direction and Switch Definitions

Following definitions of the direction of the mouse-movem and the switches on the mouse are made:



3.6 Mouse-Firmware/Software-Interfacing

To access the mouse-position and the switch-status of the mouse-switches it is important to know the protocol which must be used when communicating with the mouse-interface.

There are 2 I/O-adresses used to send information to or receive information from the mouse-interface. These I/O-adresses can be changed with jumpers J1..J5 for first generation units. (see Table 1).

Normal adjustment for first generation units:

IFSEL 2A\ IND-adresses 30H and 31H

Command: Write Commands to\

Get Status from Mouse-interface:31H

Data: Write Data to\Get Data from Mouse-interface : 300

The other adresses selected by IFSEL 2A\ are not used.

Second Generation:

By activating the IDSEL\-line the host-system gets the ID-number of the mouse-interface.

This ID-number is 20H.

The host system knows now that there is a mouse-interfacing this slot which can be addressed by activating the IFSEL-line which is private to the slot.

3.6.1 Principal Communication with the Interface

After checking the status of the mouse-interface a command byte is outputted to the command-adress (normal IND-adress 31H). If there are any parameters which belong to the command then these parameters can be read from or written to the mouse-interface. Before each read or write a status check has to be performed. It is important that the correct number of parameters is used. A writing of a new command while the interface expects parameters of the preceding command.

Statusbyte: bit # 7 6 5 4 3 2 1 0 meaning X INT RAM ROM X X IBF OUR

For a detailed description of the meaning of the statusbyte-bits see table 3.

Before writing anything to the interface it must be checked, that IBF is "O". Before reading parameters from the interface it must be checked, that OBF is "1".

3.6.2 Mouse-interface-functions

The function of the various mouse-commands and the correct number and meaning of the belonging parameters are defined in this section.

	Command-code	iı (arameters to nterface this sequence)	parameters from interface (this sequence)		
	.	get absolute mouseposition	none	X-coord. low byte X-coord. high byte Y-coord. low byte Y-coord. high byte Switch-status-byte bit 7 6 5 4 3 2 1		
	01	enable interrupt by mouse- moving	ทอนธ	none .		
(<i>C</i>)	02	disable interrupt	none .	្រាប់ពីខា		
	03	reset interrupt line and INT- bit	none	nane		
	04	set logically mouseposition		none .		
	05	set maximal value for range-check of mouse-position in X- and Y-direction	XMAX low byte XMAX high byte YMAX low byte YMAX high byte			

Date: Oct-3-83 FAGE 9

MS 017-0005153 Mouse-Interface Kit Nr. KB06

the production of the second
Command-byte	meaning	parameter to mouse-interface	parameter from mouse-interfac
Ů5	enable interrupt for changing switch-status (OFF to ON and ON to OFF)	none	none
07	enable interrupt for mousemoving or changing status of mouse-switch	none ·	none
Ó8	perform ROM-check per software- command	uone .	попе
09	get relative mouseposition	none	see command 00
OA	set minimal value for range-check of mouseposition in X- and Y-direction	XMIN high byte YMIN low byte	none
 1X 1Y -X	efault adjustments are: 1 interrupts disabled 1AX = 640		ı

3.6.3 Interrupts

(, · to

For both first and second generation units of the DMV interrupts from the mouseinterface are possible. Interrupts must be enabled by issueing one of the command-bytes 01.06 or 07 to enable the desired interruptmode. If the interrupt condition occurs the interface pulls the interrupt-line down to ground. To indicate that the mouseinterface has interrupted the hostprocessor bit #6 of the interface-status-byte can be used. This bit is reset by issueing the reset-interrupt-line-command (command byte 03).

Pin#

31 c

/TMI

Date: Oct-3-83 PAGE 10

MS 017-0005153 Mouse-Interface Kit Nr. K806

3.7 Auto-config capability

And the second of the second o

5

For second-generation units an auto-config capability is installed on the interface. When both signals AUTO\ and IDSEL\ are driven low then the ID-number of the mouse-interface is given on the databus.

ID-number of the mouse-interface: 20H

pin# 11 c IDSEL\

3.8 Data-Transfer-Rate

The transmission of a complete block which contains mouse position and switch status needs <u>less then 250 us</u>. This time is measured with an assembler-program for the 8088. The other commands for the mouse-interface need a shorter time, because there are fewer bytes to be transfered.

4.0 Environmental Requirements

The operating, shipping and storage requirements are according CES 2-11-01 range 3

EMC requirements must met CES 2-11-08
EMS " " " " 2-11-09
ESD " " " " 2-11-10

5.0 Reliability

5.1 Workload

The average workload of the unit will be: 3.2 hours activity per working day
S working days per week
S2 weeks per year

5.2 Critical Failures

Any failure or combination of failures that prohibit for the use of the mouse without a service call is considered critical.

5.3 Mean Time between Failures

MTBF = 574052 h MTBSC = 396096 h Service Calls per Year : 0.003 Date: ** 017-0005153 Mouse-Interface Kit Nr. K806

Yable 2. Switch-status-byte

	7		ර		5		4		3		2	1	Ō
+-		-+-		-+-		-+-		-+-		-+-	+-	+-	+
:		;		1 -		1		;		;	;	. !	;
:	Χ	;	Χ	:	Χ	;	Χ	;	Χ	;	SSI	S21	S1:
:		;		į		;		;		:	t L	:	1
+-		-+-		-+-		-+-		-+-		-+-	_=-+-	+	+

S1,S2,S3: "1" means switch pressed
"0" means switch released

Table 3. Interface-Status-Byte

	7	۷	, 5	5 4		.3		2	1	O.	
+-		-+	+	+	-+-		-+-		+	÷	+
ŧ		;	:	;	i		1		1	t •	!
:	X	110	ITIRA	MI RO	M:	χ	ı	X	IBF	COBF	;
;		;	;	:	;		;		:	1	:
+-		-+	-+				+-		+	+	4.

IBF: "1" means Interface is busy, wait till ready

"O" means Interface is ready to receive

data or command

OBF: "1" means Interface has one data-byte ready to send

"O" means Interface has no data-byte ready to cond-

ROM: "1" means ROM of 8741A is defective

"O" means ROM is ok

RAM: "1" means RAM of 8741A is defective

"O" means RAM is ok

INT: "1" means mouseinterface has issued an interfact ord

the interruptline is still active (low).

"O" means mouseinterface has not issued an incere:

Table 4. Connectable Mice

Company !	Mouse-type
Alos	Encoder-mouse
Depraz	Souris F4
Hawley !	Mark II
Logitech !	P4 (same as Depraz Souris F4) LM-F-5
Mouse Systems !	Quad Mouse

Date: Oct-3-83 PAGE 11

MS 017-0005153 Mouse-Interface Kit Nr. K806

Fig. 1. Interface-housing




Table 1. Jumper strapping

	JUMPER	FORT
IFSEL	1 2 3 4 5 6 7	ADRESSES
0A	X O O O X O	60-67 HEX
ŌB	x 0 0 0 0 x	68-6F HEX
1A	0 X 0 0 0 X 0	70-77 HEX
1 E	0 X 0 0 0 X	78-7F HEX
2A	0	30-37 HEX
28	X O O O X O O	38-3F HEX
3A	0 0 0 X 0 X 0	BO-B7 HEX
3B	0 0 0 X 0 0 X	BB-BF HEX
4A	ם א א ם ם ם ט	CO-C7 HEX
4B	0 0 0 0 X 0 X	C8-CF HEX
	O=open X=closed	

DIP-FIX-switches (Jumpers J8, J9, J10)


Jumpers		Selected Mouse-types	J10 J7 J8
JE, J9, J10	OFF	Hawley mouse MARK II Alps encoder-mouse Mouse Systems Quad Mouse	! !X! !X! !X! +-+-+-+-+-
J8,J9,J10	ON	Depraz Souris P4 Logitech LM-P-5 Logitech P4	+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-

Interrupt-Service-Routine

- Registerbank 1 anwählen
- Akku-Inhalt zwischenspeichern
- Datenbusbuffer in Akku einlesen
- F1 Flag prüfen (Command-Flag) falls F1 nicht aktiv, Akkuinhalt zurückholen und return
- F1 löschen
- Kommando identifizieren
 - 00 Mausposition und Schalterstatus ausgeben
 - 01 Enable Interrupt bei Mausbewegung
 - 02 Disable alle Interrupts
 - 03 Interrupt zurücksetzen
 - 04- Mausposition setzen
 - 05 Maximalwerte laden
 - 06 Enable Interrupt bei Schalterbetätigung
 - 07 Enable Interrupts bei Mausbewegung oder Schalterbetätigung
 - 08 ROM-Test ausführen
 - 09 Mausposition und Schalterstatus ausgeben, anschließend Mausposition auf β setzen
 - OA Minimalwerte laden
- Kommando ausführen
- Akkuinhalt zurückholen
- Return



IDLE - Routine



Interrupt enable

Mouse-Status einlesen

Eingelesenen Status mit bisherigem Status vergleichen

Statusänderung?

Interrupt disable

HAWLEY oder ALPS-Mouse?

Portbits vertauschen

Schalterbits verändert?

Neue Mouse-Position im Rahmen der Min. und Max-Werte berechnen

Neuen Schalterstatus abspeichern

FO setzen

Interrupts enabled?

INTR/-Leitung aktivieren und Statusbit 6 setzen

Mouse - Firmware (K806)

Initialisierungsroutine:

- Stackpointer initialisieren
- Interrupt disablen
- RBØ selektieren

falls Software-Reset

- RAM-Test (64 Byte)
 - alle Bits auf 1 setzen und lesen
 - Adressentest (0, 1, 2, 3)
 - alle Bits auf O setzen und lesen
 - im Fehlerfall: Statusbit 5 setzen
- ROM-Test (Subroutine, 2-fach, verschachtelt)
 - R2-Register retten
 - ROM-Test Page Ø
 - ROM-Test Page 1
 - ROM-Test Page 2
 - ROM-Test Page 3
 - Im Fehlerfall: Statusbis 4 setzen
 - R2-Register mit Ursprungswert laden
- Minimal- und Maximalwerte der X- und Y-Koordinaten von ROM ins RAM übernehmen.

X : 0, 640

1.501 1150

Y : 0, 400

- Mouse-Status lesen und speichern

......

)

PRELIMINARY / NOT RELEASED

FUNCTIONAL SPECIFICATION

C 3 2 7 3

K-804 IEEE-488 - 1 F

TABLE OF CONTENTS:

1	INTRODUCTION			
1.1	GENERAL DESCRIPTION			
1.2	REFERENCE DOCUMENTS			
2 .	FUNCTIONAL DESCRIPTION			
2.1	GENERAL DESCRIPTION			
2.2	SUMMARY OF IEEE-488 FEATURES			
2.3	TALKER/LISTENER ADDRESS			
2.4	IEEE-488 INTERFACE BUS			
2.4.1	SIGNAL LINES			
2.4.2	SIGNAL LINE TIMING SEQUENCE			
2.4.3	SIGNAL LEVEL			
2.4.4	CABLE			
2.4.5	CONNECTOR			
2.4.3	IEC-325 CONNECTOR			
2.5	DM-V INTERFACE BUS			
2.5.1	DM-V INTERFACE BUS (1. GENERATION)			
2.5.1.1	IF-SELECTION			
2.5.1.2	INTERRUPT			
2.5.1.3	DATA TRANSMISSION			
2.5.1.4	DMA			
2.5.1.5	TIMING			
2.5.2	DM-V INTERFACE BUS (2. GENERATION)			
2.5.2.1	IF-IDENTIFICATION			
2.5.2.2	IF-SELECTION			

2.5.2.3	INTERRUPT
2.5.2.4	DATA TRANSMISSION
2.5.2.5	DMA
2.5.2.6	TIMING
	-
3	ENUI PONMENTAL CHAR

3 ENVIRONMENTAL CHARACTERISTICS

4 STANDARD REQUIREMENTS

5 RELIABILITY

6 MAINTAINABILITY ...

APPENDIX A: K804 IEEE-488 - IF
INSTALLATION, FIGURES, TABLES

APPENDIX B: K804 IEEE-488 - IF
NEC upd 7210 INTELLIGENT GPIB INTERFACE CONTROLLER

DATA SHEETS

and the second second

(·

C - 3 2 7 3

K 8 O 4 I E E E - 4 8 8 I F

- 1 INTRODUCTION
- 1.1 GENERAL DESCRIPTION

K804 is a connection module between two buses:

- (A) GENERAL PURPOSE INTERFACE BUS (GPIB)
- (B) DM-V BUS
- (A) GENERAL PURPOSE INTERFACE BUS (GPIB)

K804 is the DM-V interface to the Genereal Purpose Interface Bus (GPIB) for asynchronous communication. For data transmission on this bus a byte-serial, 8 bit parallel data transfer is used.

Up to 15 devices can be interconnected to a distance up to 60 feet (20 m) using this concept.

The maximal data transfer rate is 250 kByte per second using DMA.

One active controller is permitted in a GPIB system configuration.

The NCR-GPIB Interface K804 is designed according to the following specifications:

- ANSI/IEEE STD 488-1975
- ANSI/IEEE STD 488-1978
- ANSI/IEEE STD 488A-1980
- IEC-325/1 STANDARD

(ANSI - AMERICAN NATIONAL STANDARD INSTITUTE)
(IEEE - INSTITUTE OF ELECTRICAL AND ELECTRONICS ENG.)

(IEC - INTERNATIONAL ELECTROTECHNICAL COMMISSION)

Interface function, message coding, driver and receive, and the interface bus are defined in the above standards.

A bus converter is required to adapt the IEEE-488 IF to the IEC-625 bus (see 2.4.6).

The state of the s

(B) DM-V BUS

- (1) K804 is prepared to serve the DM-V Bus without AUTOCONFIG. (1. Generation) and with AUTOCONFIG. (2.Generation).
- (2) K804 is prepared to serve Z80/8098 based DM-U's without interrupt and S0186 based systems with interrupt. —
- (3) K804 is selectable by
 - a) IFSEL X and BA3 (1. Generation DM-U Bus) via switches located inside the adapter housing.
 - b) ID-Number (2. Generation DM-V Bus)

1.2 REFERENCE DOCUMENTS

أجار والرابي والمعافي الخاصي والمحار أأنا أأنا أأنا والمحارب المارا

(1) 017-0024573	FS Professional Desktop Computer
	DECISION MATE V.
(2)	NEC Product Description:
	GPIB Controller uPD 7210
(3)	Texas Intruments Interface Circuits:
	SN 75160A / SN 75161A
	Bulletin No. DL-S 12786 Oct. 1980
	DL-S 12787 Oct. 1980

NCR Standards

- (1) CES 2-11-01 Environment, Humidity, Temperature, Presure
- (2) CES 2-11-08 Electromagnetic Interference (Emission)(3) CES 2-11-09 Electromagnetic Interference Suspectibility
- (4) CES 2-11-10 Electrostatic Discharge
- (5) CES 2-11-11 Product Safety, Design and Certification

NCR external Standards:

(A)	Radio	Protection:	

- (1) USA FCC Docket-# 20780, Class B
- (2) GERMANY VDE 0871, Class A

Certification by GERMAN FEDERAL POST (FTZ)

- GPIB Standards: (B)
- (1) USA ANSI/IEEE STD 488-1978

(Revision of ANSI/IEEE STD 488-1975)

(Includes Supplement IEEE STD 488A-1980)

(2) GERMANY DIN IEC 625 Teil 1

> DIN DEUTSCHES INSTITUT FUER NORMUNG E.V. DK 621.317.7.037.37:681.3.06 MAI 1981

2 FUNCTIONAL DESCRIPTION

2.1 GENERAL DESCRIPTION

K804 is based on the NEC 7210 Intelligent GPIB Interface Controller.

(see Appendix B, 7210 GPIB Interface Controller Data Sheets

Integrated GPIB bus driver/receiver SN75160/161 are used.

2.2 SUMMARY OF IEEE-488 IF (K804) FEATURES

This is a list of the general features the IEEE-488 IF will provide:

- SH1 (Source Handshake)
 Capability to guarantee proper transfer of multiline messages.
- AH1 (Acceptor Handshake)

 Capability to guarantee proper reception of remote multiline messages.
- T5 (Talker)
 Capability to send device-dependent data
 via the interface to other devices.
- TE5 (Extended Talker)
 Talker with extended (2 byte) address.
- L3 (Listener) . Capability to receive device-dependent data from other devices.
- Listener with extended (2 byte) address.
- SR1 (Service Request) Capability to request service asynchronously from the controller-in-charge of the interface.
- RL1 (Remote Local)
 Capability to select between two sources of input information.
- PP1 or PP2 (Parallel Poll for Remote or Local Configuration)

 Capability to present a PPR message to the controller-in-charge without being previousl addressed to talk.
- DC1 (Device Clear)
 Capability to be cleared (initialized) eithe individually or as part of a groupb of devices.

the state of the second state of the second

- DT1 (Device Trigger) Capability to have its basic operation started either individually or as part of a group of devices.
- C1 C28 (Controller)

 Capability to send device addresses,

 universal commands and addressed commands.
- Programmable Data Transfer Rate (low / high speed)

- 16 CPU Accessible Registers (8 Read- and 8 Write-Registers)
- 2 Address Registers
 - Detection of MTA (My Talker Address), MLA (My Listener Address, MSA (My Secondary Address). (to set Talker, Listener and Secondary Addresses the Configuration Utility is used. Refer FS IEEE-488 SW
 - 2 Device Addresses.
- EOS Message Automatic Detection.
- Command Automatic Processing and undefind Command read Capability.
- DMA Capability.

For a more detailed description of the interface features see Appendix B: 7210 GPIB INTERFACE CONTROLLER NEC DATA SHEETS.

2.3 TALKER / LISTENER ADDRESS

K804 has no talker/listener address switch. To set these addresses the CONFIGuration utility will be used. The controller default address is zero.

2.4 IEEE-488 INTERFACE BUS

2.4.1 SIGNAL LINES

The IEEE-488 interface bus has 16 signal and data lines. (refer IEEE-488 Standard)

- 8 DATA lines are used to transfer data, addresses an control information. The formats are defined by IEEE-488.
- 5 MANAGEMENT control lines:
 - ATN ATtentioN

is used (by the controller) to specify how data on the DIO signal lines are to be interpreted and which devices must respond to the data.

- EOI End Or Identify
is used (by a talker) to indicate the
end of a multiple byte transfer se-

quence

or, in conjunction with ATN (by a controller), to execute a polling sequence

- SRQ Service ReQuest

requests the controller to take control

InterFace Clear - IFC

> is used (by a controller) to place the interface system (in all interconnected devices) in a known quiescent state.

Remote ENable - REN is used (by a controller) in conjunction with other messages to select between two alternate sources of device programming data.

- 3 HANDSHAKE lines:

- NRFD Not Ready For Data

> is used to indicate the condition of readiness of device(s) to accept

data.

- NDAC Not Data ACcepted

> is used to indicate the condition of acceptance of data by device(s).

DAta Valid

is used to indicate the condition (availibility and validity) of informa-

tion on the DIO signal lines.

4.4.2 SIGNAL LINE TIMING SEQUENCE

- DAV

For data transmission the IEEE-488 IF is using the . handshake process acc. to the IEEE-488 standard.

4.4.3 SIGNAL LEVEL

Electrical specifications for the interface circuits are based on the use of TTL-technology. Power source does not exceed 5.25 VDC.

GPIB-Driver: (three state)

LOW state Output <+0.5 V

+48 mA Sink Current (cont.

HIGH state Output >+2.4 9

-5.2 mA

GPIB-Receiver:

LOW state Input (0.8 V

HIGH state Input >2.0 V

2.4.5 CABLE

The IEEE-488 IF will have a cable (acc. to IEEE-488 standard) of 1.00 meter length. Only cables according to the IEEE-488 standard are

allowed to expand the bus.

2.4.5 CONNECTOR

Acc. IEEE-488 Standard. See App. A

2.4.6 IEC-625 CONNECTOR

The IEEE-488 and the IEC-625 Standards do define different connectors to the devices. (see App. A) Using the K804 to control the IEC-625 bus commercially available converters are required:

- (A) IEEE-488 to IEC-625 Converter
- (B) IEC-625 to IEEE-488 Converter

Some companies offering these converters are listed in App. A.

Service of the servic

2.5 DM-V INTERFACE BUS

The IEE-488 IF (K804) is prepared to serve the DM-V bus without AUTOCONFIG. (1. Generation) and with AUTO-CONFIG. (2.Generation). (see FS Decision Mate V, 017-0024673, Rev. C, App.A)

2.5.1 DM-V INTERFACE BUS (1. GENERATION)

2.5.1.1 IF-SELECTION

The IEEE-488 IF is addressed by IFSEL X and BA3. This means, that the IF does require one IFSEL-line and 8 of 16 port-addresses. IFSEL X and BA3 are selectable by DIP-switches located inside the adapter housing. (see appendix A)

IFSEL X : 0 , 1 , 2 , 3 , 4 BA3 = low : A

BA3 = 10M : B

2.5.1.2 INTERRUPT

The interrupt output signal will be permanent disabled for the Z80/8088 based DM-V.

2.5.1.3 DATA TRANSMISSION

Data transmission is indicated by the Interrupt Status Register bits DI and DO. The DI bit indicates, that a data byte is written into the Data-in-Register from the GPIB. This means the CPU must read the Data-In-Register. The DI bit is reset by reading the Data-In-Register.

The DO bit is reset by writing data to the Data-Out-Register. DO is set when data is accepted by the receiver device.

The maximal data transfer rate may be reached by using DMA.

2.5.1.4 DMA

(..

The default DMA-channel is 0. The PC-board layout does allow a change to DMA-channel 1 by inserting a wire and cutting the channel 0 selection.

DRQ is active HIGH.

DACKX/ (DMA-Acknowledge) is active LOW and sent by the DMA controller on the DM-V mainboard.

2.5.1.5 TIMING

In Z80/8088 environment the K804 does not require any WAIT-States.

- 2.5.2 DM-V INTERFACE BUS (2. GENERATION)
- 2.5.2.1 IF-IDENTIFICATION

The ID-number of K804 is

This ID-# is readable by IDSEL (BD0 - BD6).

2.5.2.2 IF-SELECTION

The IF is selected by IFSEL/ (active low).

2.5.2.3 INTERRUPT

The K804 will activate different interrups if enabled by masks.

Bus pin INT/ activates the processor interrupt. To find out which IF-adapter did send the interrupt request, the CPU must scan with IDSEL all IF-adapters. BD7 active LOW indicates the interrupt from the scanned adapter.

2.5.2.4 DATA TRANSMISSION

See 2.5.1.4

2.5.2.5 DMA

DRQX/ is active LOW. DACKX is generated by the IEEE-488 IF logic.

2.5.2.6 TIMING

ų.

WAIT - States have to be programmed for K804 IN/OUT commands.

3 ENVIRONMENTAL CHARACTERISTICS

See FS 017-0024673 Par. 5 for general environmental requirements.

Electrical Requirements:

+ 5.1 VDC +/- 3% XX.XX ADC

4 STANDARD REQUIREMENTS

See FS 017-0024673 Par. 6 for general Standard requirements.

- 5 RELIABILITY
- 5.1 LIFETIME

Operating life of the K804 is 5 years or 10.000 hours

without major overhaul, based on the average application workload.

5.2 AVERAGE WORKLOAD

والمراجع المراجع المحاج والمحاج والمستخور المراجع المراجع المراجع المراجع المراجع المراجع المراجع المراجع

The average workload of the K804 will be:


- 3.2 hours activity per working day
- 5 working days per week
- 52 weeks per year

5.3 MTBF, MTBSC AND SERVICE CALLS/YEAR

	MTBF/h	MTBSC/h	SERVICE- CALLS/YEAR
K801	581.395	401.162	0.002

δ MAINTAINABILITY

TBD



PRELIMINARY / NOT RELEASED

FUNCTIONAL SPECIFICATION APPENDIX A

and the same of the contract o

C 3 2 7 3

K-804 IEEE-488 - IF

TABLE OF CONTENTS:

1	INSTAL	LATION.

- 2 SOFTWARE STRAPPING
- 3 DM-V I/O BUS PIN ASSIGNMENT
- 4 IEEE-488 CONNECTOR
- 5 IEEE-488 INTERCONNECTION CABLE
- 6 IEC-625 CONNECTOR
- 7 IEEE-488 / IEC-625 CONVERTER

and the state of t

1 KIT INSTALLATION

This kit should be prepared for use with peripheral devices using the IEEE-488 bus according to the IEEE-488 Standard Digital Interface for Programmable Instrumentation ANSI/IEEE STD 488-1978, 488A-1980.

The IF-SELection switches have to be set according to the CPU type:

- (A) Z80/8088 see 1.1 (B) 80186 see 1.2
- 1.1 DM-V WITH Z80/8088.
 - The adapter IFSEL switches located inside, the adapter housing have to be set according to the software being used.


Normally these switches are set as shown below (default values) to 2B:



Should your system require a different IFSEL then the switches may be set as shown in the following table:


IFSEL	SWITCH 4 2 1 A	PORT-
0A	0000	30-37H
08	0000	68-6FH
1 A	000	70-77H
18	0 0 • 0	78-7FH
2A	0 0 0 5	30-37H
28	0 9 0 0	38-3FH
3A	(1 € € €	B0-B7H
38	0 0 0	BS-BFH
4A	• 0 0 •	C0-C7H
4B		C8-CFH
0FF : o	.: NO	 C

To change the switches open the adapter and set the switches according to the label you find inside.



IEEE-488 Adapter InterFace SELect Switch Setting.

2. When the adapter has been prepared fit into a vacant slot at the rear of the NCR DECISION MATE V (slots 2 to 5 may be used).



3. Connect the plug to the IEEE-488 compatible device. If you are using additional cables make shure, that these match the IEEE-488 standards.

- 4. Check the device documentation for any strapping or switch setting (Talker / Listener Address) requirements.
- Refer to the IEEE-488 CONFIG desciption of your IEEE-488 Software Support Package.
- 1.2 DM-V WITH 80186.

The IFSEL switches are not activated in a DM-V /80186 environment.

The K804 has a unique ID-Number : 15H

For installation see 1.1.2 to 1.1.5.

2 SOFTWARE STRAPPING

With a CONFIGURE Routine the user will be able to configure an individual IEEE-488 system. He can assign device addresses to device numbers used in his program, and adjust the transfer mode. The whole configuration data set is stored on disk.

OPERATING SYSTEM		SOFTWARE FS NUMBER
UCSD-P		017-0005182
CPZM	ì	TBD
CP/M88	,	TED
MSDOS	,	TBD

3 DM-V IZO BUS PIN ASSIGNMENT

The pin assignments for the 1/0 bus connector are shown in Fig. 3.1 for 280/8088 based systems and in Fig. 3.2 for 30186 based systems.

These signals match those of the I/O bus and are defined in the bus description of Appendix A of FS 017-0024573 Rev.C.

Fig. 3.1: DM-V I/O BUS
(1. Generation)

Fig. 3.2: DM-V I/O BUS
(2. Generation)

A	PIN	С	A	PIN	С
+ 5V	1	+5V	+5V	1	+50
	· 2 3	±1.20 °	PERC/	2	÷12V
RESET/	3		RESET/	3	
I OW/	4	I ORZ	I OM/	4	1087
	5			5	•
BD1	ర	BD0	BD1	€.	800
BD3	7	802	5 03	7	802
BD5	8	BD4	BD5	8	BD4
807	9	BD6	907	9	803
	1.0			10	
	1 1			1.1	IDEEL/
	12	IFSEL4/		12	IESEL.
	13	DIRZ	AUT0/	13	DIF
	14			14	
	15			15	
LGRD	16		LGRD	1.5	
	1.7			1 7	
	18			18	
	19			19	
	20			20	•
	21			21	
	22			22	
	23			23	
	24			24	
BAB	25	BA2	843	25	8A2
BA1	28	BAO	EA1	28	BAO
IFSELS/	27	IFSEL2/	IFSEL/	27	IFSEL
IFSEL1/	28	IFSELO/	IFSEL/	28	i FSEL
DRQ1	29	DRQ0	DRQ1/	29	DRQ0/
DACK1/	30	DACKO/	E-T-CW-L-F	30	\$4.\0007
Driekty	31	MUDDA A		30 31	INTZ
LGRD	32	LGRD	LGRD	32	LGRD

4 IEEE-488 COMMECTOR




Fig. : IEEE-488 Connector

5 IEEE-488 INTERCONNECTION CABLE




Fig. : Schematic IEEE-488 IF Cable




Fig. 6.1: IEC-625 Connector

7 IEEE-488 / IEC-625 CONVERTER

The IEEE-488 and the IEC-625 Standards define different connectors to the devices.
Using the NCR IEEE-488 Adapter K804 to control the IEC-625 bus commercially available converters are required:

- (1) IEEE-488 to IEC-625 Converter (AMPHENOL TUCHEL Type ICC-2)
- (2) IEC-325 to IEEE-488 Conventer (AMPHENOL TUCHEL Type ICC-1)

PRELIMINARY / NOT RELEASED

المتحالين والمجتمع في المنظمة المتحالية المتحالية المتحالية والمتحالية المتحالية المتحالية المتحالية المتحالية المتحالية والمتحالية المتحالية المتحالية المتحالية المتحالية المتحالية المتحالية المتحالية المتحالية المتحالية

FUNCTIONAL SPECIFICATION APPENDIX B

03273

K-804 IEEE-488 - IF

1 NEC UPD7210 INTELLIGENT GPIB INTERFACE CONTROLLER
DATA SHEETS

NEC Electronics (Europe) GmbH

NEC μPD7210

INTELLIGENT GPIB INTERFACE CONTROLLER


DESCRIPTION

The µPD7210 TLC is an intelligent GP1B Interface Controller designed to meet all of the functional requirements for Talkers, Listeners, and Controllers as specified by the IEEE Standard 488-1978. Connected between a processor but and the GP1B, the TLC provides high level management of the GP1B to unburden the processor and to simplify both hardware and software design. Fully compatible with most processor architectures, Bus Driver/Receivers are the only additional components required to implement any type of GP1B interface.

FEATURES

- All Functional Interface Capability Meeting IEEE Standard
 - SH 1 (Source Handshake)
 - AH 1 (Acceptor Handshake)
 - TS or TES (Talker or Extended Talker)
 - L3 or LE3 (Listener or Extended Listener)
 - SR1 (Service Request)
 - RL1 (Remote Local)
 - PP1 or PP2 (Parallel Port [Remote or Local Configuration])
 - DC 1(Device Clear)
 - DT1 (Device Trigger)
- C1-5 (Controller [All Functions])
- Programmable Data Transfer Rate
- 16 MPU Accessible Registers 8 Read/8 Write
- . 2 Address Registers
 - Detection of MTA, MLA, MSA (My Talk/Listen/Secondary Address)
- 2 Device Addresses
- EOS Message Automatic Detection
- Command (IEEE Standard 488-78) Automatic Processing and Undefined Command Read Capability
- DMA Capability
- Programmable Bus Transceiver I/O Specification (Works with T.I./Motorola/Intel)
- 1 to 8 MHz Clock Range
- TTL Compatible
- N Channel MOS
- +5V Single Power Supply
- 40 Pin Plastic DIP
- 8080/85/86 Compatible

PIN CONFIGURATION




1

NAME 1/0 PIN DESCRIPTION T/R1 Transmit/Receive Control - Input/Output Control Signal for the GPIB Bus Transceivers, 2 T/R2 Transmit/Receive Control - The function of T/R2, T/R3 0 are determined by the value of TRM1, TRM0 of the address mode register. 3 CLK Clock - (1-8 MHz) Reference Clock for generating the state change prohibit times T1, T6, T7, T9 specified in IEEE Standard 488-1978. 4 AST Reset - Resets 7210 to an idle state when high (active high) 5 T/R3 Transmit/Receive Control - Function determined by TRM1 and TRM0 of address mode register (See T/R2). DRO DMA Request - 7210 requests data transfer to the com-6 puter system, becomes low on input of DMA acknowledge signal DACK. DACK 7 DMA Acknowledge - (Active Low) Signal connects the computer system data bus to the data register of the 7210 cs Chip Select - (Active Low) Enables access to the register 8 selected by RSO-2 (read or write operation). 9 RD Read - (Active Low) Places contents of read register specified by RSO-2 - on DO-7 (Computer Bus) W:A Write - (Active Low) writes data on DO-7 into the write 10 register specified by RSO-2. INT Interrupt Request - (Active High/Low) Becomes active due to any 1 of 13 internal interrupt factors (unmasked) TNI active state software configurable, active high on chip reset. DO-7 12-19 Data Bus - 8 bit bidirectional data bus, for interface to computer system. GND 20 Ground 21-23 RS0-2 Register Select - These lines select one of eight read (write) registers during a read (write) operation. 24 IF C Interface Clear - Control line used for clearing the interface functions. REN Remote Enable - Control line used to select remote or local control of the devices ATN 26 Attention - Control line which indicates whether data on DIO lines is an interface message or device dependent message. 27 SRO Service Request - Control line used to request the controller for service. 0:01-8 28-35 1/0 Data Input/Output - 8 bit bidirectional bus for transfer of message on the GPIB. DAV 36 Data Valid - Handshake line indicating that data on DIO lines is valid. NAFD 37 Ľ0 Ready for Data - Handshake line indicating that device is ready for data. NDAC Data Accepted - Handshake line indicating completion of message reception. EOI 39 End or Identify - Control line used to indicate the end of multiple byte transfer sequence or to execute a parallel polling in conjunction with ATN. 40 Vcc +5V DC - Technical Specifications: +5V; NMOS; 500 MW; 40 Pins; TTL Compatible; 1-8 MHz.

PIN IDENTIFICATION

and the second of the second of the second

pPD7210



The IEEE Standard 488 describes a "Standard Digital Interface for Programmable Instrumentation" which, since its introduction in 1975, has become the most popular means of interconnecting instruments and controllers in laboratory, automatic test and even industrial applications. Refined over several years, the 488-1978 standard, also known as the General Purpose Interface Bus (GPIB), is a highly sophisticated standard providing a high degree of flexibility to meet virtually most all instrumentation requirements. The µPD7210 TLC implements all of the functions that are required to interface to the GPIB, While it it beyond the scope of this document to provide a complete explanation of the IEEE 488 Standard, a basic description follows:

The GPIB interconnects up to 15 devices over a common set of data control lines. Three types of devices are defined by the standard: Talkers, Listaners, and Controllers, although some devices may combine functions such as Talker/Listaner or Talker/Controller.

Data on the GPIB is transferred in a bit parallel, byta serial fashion over 8 Data I/O lines (D101 – D108). A 3 wire handshake is used to ensure synchronization of transmission and reception. In order to permit more than one device to receive data at the same time, these control lines are "Open Collector" so that the slowest device controls the data rate. A number of other control lines perform a variety of functions such as device addressing, interrupt generation, etc.

The µPD7210 TLC implements all functional aspects of Talker, Listener and Controller functions ad defined by the 488-1978 Standard, and on a single chip.

The µPD7210 TLC is an intelligent controller designed to provide high level protocol management of the GPIB, freeing the host processor for other tasks. Control of the TLC is accomplished via 16 internal registers. Data may be transferred either under program control or via DMA using the TLC's DMA control facilities to further reduce processor overhead. The processor interface of the TLC is general in nature and may be readily interfaced to most processor lines.

In addition to providing all control and data lines necessary for a complete GPIB implementation, the TLC also provides a unique set of bus transceiver controls permitting the use of a variety of different transceiver configurations for maximum flexibility.

INTERNAL REGISTERS

The TLC has 16 registers, eight of which are read and 8 write.

REGISTER HAME		ADC		Z 140		PICIFICATION			
	•	•	4		C.				
		1		₩4	CI				
	2	٠	٥	~~	CS				
Onto 20 104!	٥	٥	۰	₩.	a	D17 D16 D15 D14 D13 D-7 C11	Die		
\$1au 1 [18]	۰	٥	•	-	C3	COT ANT DET IND BEC LAR DO	Ď٠		
Imeron : 100 2 (20)	e	1	0	-	a	DUSK DED TO THE SOUTH OF THE	ABSC		
S Poli Status (3A)	۰	1	1	₩A	a	THE TREATED IN THE	1		
Ann Sun [48]	,	٥	•	~~	a	CIC ITH GOOD THAT THAT IS TO	2724		
Co Pan Thoras 1941	,	0	ı	₩8	C3	ומן מין ניסן מיסן מיסן מיסן מיסן	(170		
A00 0 68	١.	1	٥		CS	X DIS DIS ACTO ACTO ADIO ADIO	4013		
AAG: 1 [74]	١,	1	•	ma	a	101 DT DL ALE ADE ADT ADT	4011		
0+40 Dus 1041	۰	•	٥	~	CS	[157] 164] 164] 164] 165] 167] 169]	400		
	۰		1	~~	CI	COT ANT DET END CEC THE TO	<u> </u>		
(c)	۰	١	٥	wR	œ	O TENO DUAD DUAL CO LOCC REMC	ADSC		
5 Part March [340]	۰	٠	•	**	CI.	Si 110 H SS 34 S3 S7	81		
Add-on toots [441	,	0	٥	-	a	IM DO TAUTTAND & B ACUI	ALVE		
A	•	•	٠	~	C3	[CHT2 CHT1 CHT9 COM COM) COM) COM	رسوي		
Acc 0/1 (F-1)	١	1	•	-	CI	TOA TOA EST TO TO THAT	781		
(nd of Surve 17m)	•	1	•	-	a	101 100 100 100 100 100	e ço		

INTRODUCTION

GENERAL

The second of th

DATA REGISTERS

The data registers are used for data and command transfers between the GPIB and the microcomputer system.

DATA IN (OR) 017 016 015 014 013 017 011 010

Holds data sent from the GPIB to the computer

BYTE OUT (OW) BOT BOE 605 BOE 603 BOT BOT BO

Holds information written into it for transfer to the GPIB

INTERRUPT REGISTERS

The interrupt registers are composed of interrupt status bits, interrupt mask bits, and some other noninterrupt related status bits,

READ

INTERRUPT STATUS I [IRI INTERRUPT STATUS 2 12R1

CPT APT DET END DEC ERR DO DI

INT SHOT LOK HEM CO LOKE HEME ADSC . WRITE

INTERRUPT

MASK I [IW]

CPT APT DET END DEC ERA DO DI

INTERRUPT MASK 2 [2W]

O SHOT DWAD DWAT CO LOKE REME ADSC

There are thirteen factors which can generate an interrupt from the µPD7210, each with their own status bit and mask bit.

The interrupt status bits are always set to one if the interrupt condition is met. The interrupt mask bits decide whether the INT bit and the interrupt pin will be active for that condition.

Interrupt Status Bits

INT	OR of Ail Unmasked Interrupt Status Bits
CPT	Command Pass Through
APT	Address Pass Through
DET	Device Trigger
END	End (END or EOS Message Received)
DEC	Device Cicar
ERR	Error
٥٥	Data Out
DI	Data In
SROI	Service Request Input
FOKC	Lockout Change
REMC	Remote Change
ADSC	Address Status Change
CO	Command Output

Non Interrupt Status Bits

LOK	Lockout
REM	Remote/Local
DMAO	Enable/Disable DMA Out
DMAI	Enable/Disable DMA In

5

SERIAL POLL REGISTERS

SERIAL POLL
STATUS (JR)

S8 PEND 66 E5 S4 E3 S7 S1

WRITE

SERIAL POLL
MODE (JW)

S8 PSV 56 S6 S4 S3 S7 S1

The Serial Poll Mode register holds the STB (status byte: S8, S6-S1) sent over the GPIB and the local message rsv (request service). The Serial Poll Mode register may be read through the Serial Poll Status register. The PEND is set by rsv = 1, and cleared by NPRS = $\overline{\text{rsv}}$ = 1 (NPRS = Negative Poll Response State).

ADDRESS MODE/STATUS REGISTERS

ADDRESS STATUS [4R]	CIC	ATA	SPMS	LPAS	TPAS	LA	TA	MJMN
ADDRESS MODE (4W)	lon	lon	TAMI	TRMO	0	0	ADMI	ADMO

The Address Mode register selects the address mode of the device and also sets the mode for T/R3 and T/R2 the transceiver control lines.

The TLC is able to automatically detect two types of addresses which are held in address registers 0 and 1. The addressing modes are outlined below.

ADDRESS MODES

lon	lon	AD41	ADMO	ADDRESS MODE	CONTENTS OF ADDRESS IOI REGISTER	CONTENTS OF ADDRESS (1) REGISTER
1	0	0	0	Talk only	Address Identific	stion hat Necessary
0	,	0	0	Listen only mode	Not	Used
0	٥	0	t	Address mode 1	Major talk address or Major listen address	Minar telli eddress or Minor fisten eddress
0	0	1	0	Address mode 2	Primary address (task or fisten)	Secondary address Italk or listen)
0	0	١	1	Address mode 3	Primary address Imajor talk or major listen)	Primary address (minor talk or minor fisten)

Notes: A1 - Either MTA or MLA reception is indicated by coincidence of either address with the received address, Interface function T or L.

A2 - Address register 0 - primary, Address register 1 - secondary, Interface function TC or LC.

A3 — CPU must read secondary address we Command Pass Through Register, TE or LC Command.

TO OIT COUDITY HEET. B, KEY. H

μPD7210

(*********

ADDRESS STATUS BITS

ATN Data Transfer Cycle (device in CSBS) LPAS Listener Primary Addressed State TPAS Talker Primary Addressed State CIC Controller Active Listener Addressed LA TA Talker Addressed MJMN Sets minor T/L address Reset = Major T/L address Serial Poll Mode State SPMS

ADDRESS REGISTERS

X DIO | DLO | ADSO | ADSO | ADSO | OF O ADDRESS O IGAL EDI DTI DEI LAMILADIILADIILADIIL ADDRESS 1 IZAL THE DE LADS AND ADD LADE ADD

Address settings are made by writing into the address 0/1 register. The function of each bit is described below.

ADDRESS 0/1 REGISTER BIT SELECTIONS

ARS - Selects which address register 0 or 1

DT — Permits or Prohibits address to be detected as Talk
DL — Permits or Prohibits address to be detected as Listen

ADS - AD1 - Device address value

EOI - Holds the value of EOI line when data is received

COMMAND PASS THROUGH REGISTER

COMMAND PASS

CPT CPT6 CPT5 CPT4 CPT3 CPT7 CPT1 CPT0 THROUGH [SR]

The CPT register is used such that the CPU may read the DIO lines in the cases of undefined command, secondary address, or parallel poli responsa.

END OF STRING REGISTER

STRING (7W)

EC7 EC8 EC5 EC4 EC3 EC2 EC1 EC0

This register holds either a 7 or 8 bit EOS message byte used in the GPIB system to detect the end of a data block, Aux Mode Register A controls the specific use of this register.

AUXILIARY MODE REGISTER

AUXILIARY

CNT2 CNT1 CNT0 COM4 COM3 COM2 COM1 COM0

This is a multipurpose register. A write to this register generates one of the following operations according to the values of the CNT bits.

	CNT		T		COM			
2	1_	0	14	_ 1	2		٥	OPERATION
0	0	0	C4	۲3	_c ₂	C ₁	c ₀	tasses an ausiliary command specified by C4 to C0.
0	0	1	0	F3	F ₂	Fi	fo	The reference clock frequency is executed and Tq. Tq. Tq. Tq. Tg are determined as a result.
0	,	1	U	s	° 3	r 2	*1	Makes write operation to the perallal poli-
•	0	0	4	۲3	A2	Aı	^ 0	states write operation to the eux, (A) register,
1	٥	1	84	83	B 7	81	80	Makes write operation to the eux. (8) register.
1	1	•	٥	٥	0	Εı	E ₀	Makes write operation to the eux. (E) register.

AUXILIARY COMMANDS 0 0 0 C4 C3 C2 C1 C0

COM			•
43210			
00000	iepon	-	Immediate Execute pon — Generate local pon Message
00010	crst	-	Chip Reset - Same as External Reset
00011	rr1d	-	Release RFD
00100	trig	-	Trigger
00101	пl	-	Return to Local Message Generation
00110	seoi	-	Sand EOI Message
00111	nvid	-	Non Valid (OSA reception) - Release DAC Holdoff
01111	٧ld	-	Valid (MSA reception, CPT, DEC, DET) — Release DAC Holdoff
0X001	sppf	_	Set/Reset Parallel Poll Flag
10000	Çtı	-	Go To Standby
10001	lc a	-	Take Control Asynchronously
10010	tcs	-	Take Control Synchronously
11010	tese	-	Take Control Synchronously on End
10011	ltn	_	Litten
11011	ltne	-	Listen with Continuous Mode
11100	lun	-	Local Unlisten
11101	epp	-	Execute Parallel Poll
1X110	sifc	-	Set/Reset IFC
1X111	iren	-	Set/Reset REN
10100	d sc	-	Disable System Control

INTERNAL COUNTER 0 0 1 0 F3 F2 F1 F0

The internal counter generates the state change prohibit times (T_1 , T_6 : T_7 , T_9) specified in the IEEE std 488-1978 with reference to the clock frequency.

AUXILIARY A REGISTER 1 0 0 A4 A3 A2 A1 A0

Of the 5 bits that may be specified as part of its access word, two bits control the GPIB data receiving modes of the 7210 and 3 bits control how the EOS message is used.

8

Aı	140	DATA RECEIVING MODE
۵	0	Normal Handshake Mode
0	1	RFD Holdoff on all Data Mode
1	0	RFD Holdall on End Mode
1	1	Continuous Mode

. Kan. . ---

BIT NAME			FUNCTION
	0	Prohibit	Permits (prohibits) the setting of the END bit
A2	1	Permit	by reception at the EOS message.
A3	0 Prohibit		Permits (prohibits) automatic transmission of
	1	Permit	END message simultaneously with the trans- mission of EOS message TACS.
	0	7 bit EOS	Makes the B bits/7 bits of EOS register the
A4	1	8 bit EOS	valid EOS message.

TO ULE DOCULLE MILL DE REV. H

AUXILIARY B REGISTER 1 0 1 84 83 82 81 80

The Auxiliary B Register is much like the A Register in that it controls the special operating features of the device.

BIT NAME			FUNCTION			
80	1	Permit	Permits (prohibits) the detection of undefined command. In other words, it permits (pro-			
	0	Prohibit	hibits) the setting of the CPT bit on reception of an undefined command.			
	1	Permit	Permits (prohibits) the transmission of the			
81	0	Prohibit	END massage when in serial poll active state (SPAS).			
82	1	T ₁ (high-speed)	Ty (high speed) as Ty of handshake after transmission of 2nd byte following data			
37	0	T1 (lowspeed)	transmission.			
В3	0	INT	Specifies the active level of INT pin,			
B4	1	1st - SRQS	SROS indicates the value of 1st level local message (the value of the parallel poll flag is ignored) SROS = 1 1st = 1. SROS = 0 1st = 0.			
	0	1st - Parallel Poli Flag	The value of the parallel poliflag is taken as the 1st local message,			

THE THE PROPERTY OF THE PROPER

μPD7210


AUXILIARY E REGISTER 1 1 0 0 0 0 E1 E0

This register controls the Data Acceptance Modes of the TLC.


BIT	FUNCTION		
ΕO	1	Enable	DAC Holdoff by Initiation of DCAS
	0	Disable	
Εı	1	Enable	DAC Holdoff by initiation of DTAS
	0	Disable	

Parallel Poll Regimer • 0 1 1 U S P3 P2 P

The Parallel Poll Register defines the parallel poll response of the µPD7210.




10



1 1


((

μ PD7210



MINIMUM 8085 SYSTEM WITH μPD7210 (CONT.)

Note: In this example, high-speed data transfer cannot be made since the bus transceiver is of the open collector type (Set 82 = 0).



Note: In the case of low-speed data transfer (82 = 0), the T/R3 pin can be used as a TRIG output. The PE input of SN75160 should be cleared to "0." Using this conction, pass-control operation cannot be used.

12

1

ABSOLUTE MAXIMUM RATINGS

PARAMETER	EVHOOL	TEST COMOST SOME	RAT PHOS	Umits
Supply Vallage	Vcc		-01 2 -10	V
Input Vertage	v		-01-10	V
Output Vallage	Va		-0110	V
Open of London	Tage		0 2 - 70	.с
	V		45 1136	7

DC CHARACTERISTICS To-10'C, VCC-6V-10%

		TEST COMPLTIONS	T	LOUTE		
Ingul High Voluge Low Control Output Voluge High Loud Output Voltage	2.AmeGr	TELL CONDITION	6-40 FM	1779	MAX	1
house Law Variage	Y11		-01	I	-0.4	V
Input Huge Voltage	VIH		• 70	1	VCC -0 6	٧
Land Ongo Voruge VOL		LOL - JOA (LAA - TAT FOR		T-	+0.45	V
	VOHI	IOH = -400mA, Except INT	-24	T		V
بين ادم المنوسل المساوية		104 400.A	•24	1		V
A Charles Confidence	VOH2	104 10A	.36			V
Inque Carron	41	114 - 04 - 4CC	-10		-10	<u></u>
Output Lastage Current	101	10UT - 0 434 - VCC	-10	Ī	+10	
Supply Current	'CC			i	-100	

CAPACITANCE 1.- 7.C. VCC - GHD - OV

PARAMETER	inea	TAST CONDITIONS		Umy 11			
PARAMETER.	1101	TELL CONTROL	MIN	TYP	MAX	U-011	
Inoul Commence	Circ	[• 1 Mm/			1 10	2	
C	COUT	As Pine Example Pin Under Test Tied by AC Ground		T	15	-	
I/G Capacitance	CIA				, ×		

PARAMETER	חשפות	TEST COMDITIONS	I	L milits		
7222111	1	121000011000	MIN	TTYP THA	- VAIT	
Accordance to 45	un	A570	65	1		
	1	C	-	1		
Adors How Lon KO	IRA		1-0	1	1 -	
42 rum = an	IAR		1170	1 1		
Dea Darry from Active	140		$\neg \neg$	250	~	
Date Dalor from AS 1	40		$\neg \tau - \overline{}$	153		
Output Float Dates from \$3.1	10/		1 0	1 60	~	
AD Record Toro	IRV		720		~	

ATT of and a cook	u= 1		
Address Host from Trill	TWA	0,11	1 ~
mil N- wen		1170	
Don Selve to mil	VOW .	1150	1 ~
Dem Hold from E.A.	l Com		! ~
all Recovery I'm	IRV	7:0	


DHARED I DULY I'M SWALE	'AR AO		 מני	~	٦
Colo Dotor from Distall	LKD		200	~	7


13

T. - 0 ~ - 70°C, VCC - 6V 4 106

PARAMETER	mea	TEST COMPITIONS	Louis			CALLED .
	11-0	16.760-26110-2	1000	TYP	MAX	O
रहा । – हारू	4001	PPSS - PPAS, ATH - True	1	1	240	~
(CI I - T/RII	160711	PTSE - PTAS, ATH - TIM			154	~
(OIT-TALL	40112	PPAS - PPSE, ATH - Fame	1	-	700	~
ATR I - HOAC I	WIND	AIDS - ANAS, LIDS		T	114	~
ATRI-TALL	WITI	TACS + SPAS - TADS, CIDS			114	~
ATE I -TM2 I	UTT2	TACE - PAR - TADE, CIOS	1		300	~
DAV 1 - DMARED 1	NOVAO	ACRS - ACOS, LACS	1		000	~
CAT I - HAFD I	DYNAI	ACAS - ACDS .			380	~
DIV 1 - HEACT	DVN01	ACRS - ACDE - ANNA	1		650	~
DAVI-HOLE I	OVMD2	AMAS - AMAS		T	310	~
DAVI-HAFBI	WYNA2	AWMS - AMRS - ACMS		1	31-0	~
FD 1 - FATO 1	WAR	ANRS - ACRE LACS, DI res			600	~
HOAC 1 - DHAREO !	WDAG	STHS - SWIE - SGHE, TACE			400	~
NOIC 1 - DAV 1	WOOV	STRS - SWAS - SCAS	1		3:0	~
FR 1 - 573	₩DI	SCATE - EDYS, ED rot principal			250	~
AFD 1-DAV L	WADV	SDYE - STRS, T1 - True	T		350	-
TI 1 - EXV (~ o∨	SGNS - EDYS - ETRS BD reg enincied, RFO - True Mg - L - B MHz, Tz IMigh Sounds			ADO PARA	~
TRIG Pulse Wide	DIATE		w			~

AC CHARACTERISTICS





NEC cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

NEC reserves the right to make changes any time without notice in order to improve design and supply the best product possible.

O+c. 1981

14

V.

Preliminary Specification

NCR DECISION MATE V DIAGNOSTICS ***********

1.0 GENERAL: ============

Level 0 and Level 1 Diagnostics for Decision Mate V

- el 0: -integrated on Main Board
 - -checking of basic microprocessor and controllers functions
 - -error messages on LED row on the back rear -executed after Power On or Reset
- Level 1: -plugable box connected to system bus
 - -Power Supply function controlled
 - -tests selectable by switches or keyboard inputs
 - -Level 1 ROM resitend on the box
 - -error messages on CRT or two 7-segment displays

1.1 Usage Intention

Installed and used by field enginering and by customer st of modules and boards down to the lowest replaceable part Easy understandable error messages

To perform the diagnostic, the module will be inserted in slot 7 on the rear of the cabinet.

2.0 LEVEL 0 Diagnostics

Started after each power on or reset with a general test of all components:

- Processor
- ROM check
- RAM test
- Keyboard
- GDC Controller
- DMA Controller
- Flex Disk Controller

2.1 Description of Level 0 Tests

Level O Diagnostics

- 1. Processor Test
- 2. Firmware Sum Check Test
- 3. Memory Test
 Write/Read test of RAM locations 0000H FFFFH with pattern 55/AA.
- 4.Keyboard Processor (8041) Test
 Self test of processor and checking of possible country code of keyboard.
- 5. CRT Controller Test
- 6. DMA Controller (8237) Test Urite/Read test of registers is performed.
- 7. Flex Disk Controller (8272) Test
 Read Main Status of flex Disk Controller and if status is no 80H test failed

2.2 Level O Error Codes

If an error is detected the program stops and the LED row on the rear side shows the error status:

"x" indicates a burning LED

LED	number:	8	7	6	5	4	3	2	1	
		x	×	×	x	×	x	x	x	Processor
		x							X	ROM Sum Check Error
		x						x		CRT Controller
		×					×			Flex Disk Controller
		x				×				ņot used
		'X			x					Keyboard Error
4.		X		x	•					DMA Controller Error
_		x	x							Memory Error

3.0 LEVEL 1 Diagnostics:

3.1 Hardware Scope

- 8 k ROM
- 2 k RAM
- Timer

نسكا

- port for switches and 7 segment display
- Memory select logic
- LEDs for display of running
- reset switch

3.1.1 Running LED's

- Voltage indicator

5 Volts over under and correct voltage 12 Volts over under and correct voltage

- MEMR/ Memory Read indicator when it is "on" something going on
- PCLK Processor Clock when it is "on" the processor clock runs
 - it is no indication of right clock frequ
- HOLDA Holdacknowledge indicator when it is "on" the processor is not in HOLD, it can work

All these green LED's must burn when the board is running.

3.1.2. Memory Select Logic:

As the entire 64k Memory is occupied by the user Ram, a select logic must share areas which are also used by the diagnostic firmware

Switch logic of shared memory with two port lines: PC 1 PC 0

0	0	disable diag ROM	disable diag RAM
0	1	enable diag ROM	disable diag RAM
1	0	disable diag ROM	enable diag RAM
1	1	enable diag ROM	enable diag RAM

3.1.3 ROM/RAM

8k ROM 2 * 2732 2k RAM 1 * 6116

3.1.4. Timer (8253)

For interrupts (running into an endless loop) Measuring of timing

3.1.5.Ports Using (8255)

8 test selection switches segment displays emory select logic

F F F F		ŦFFF	
		F3FF Diay Stuck F700	RAM Uler Diagn. RAM
F000	Top Stack	1000	
	Usev RAM		User Ran
			User RAH
·	User RAM	7 - 4 -	Diagn. Uler Firmward RAM
AFFF	Boot 1 User Loader 1 RAH Firmun	2000 4FFF	Boot User Louder RATI
0000	tevelo 1	0000	level & Firmulare
- Hen	-ory Shaving I		Memory Shar! Diagnostic DI

The second second

3.2. Functions of Diagnostic Box

Requirement for a sucessful test start:

No fault in the Processor and Address-Data bus

3.2.1.1. Function and test switch select

OFF ON OFF ON Test Start Single Run Continuous Run Module Message **G** Detail Message Maintenance LED Maintenance CRT æ3 Select % 1 **C**313 Select 3 2 Select 23 Select 14

3.2.1.2. Switch Setting of Select 1 to Select 4

	Test # in	Sel	e c t	รนา	itch	Test Name
Ma	intenance Mode		3			1230 Name
	-	O	0	0	O	Self Configuration Test
	1	Ú	O	0	1	DMA Controller Test
	2	Ú	()	1	0	CRT Controller Test
	3	0	()	1	1	Disk Controller Test
	4	Q	1	Ó	Ú	Keyboard Controller Test
	5	Ø	1	0	1	CRT Test
A	6	O	1			Disk Drive A Test
34	7	0	1	1	1	Disk Drive E Test
	ध	1	Ú	()	O	Keyboard Test
	9 *	1	O	O		Memory Test
	А	1	0	1	0	Main Board Test
	В	1		1	1	Disk Drive Alignment
	С	1	1	0		not used
	D	1	1	0	1	not used
	Е	1	1	1	0	not used
	F	1	1	1	1	not used

7

- ON/OFF Switch

managed to the managed and a second and a second

OFF - diagnostic box not activ

ON - run diagnostic

- Continous Run

- OFF selected diagnostic test passes only one time then stops and displays the error code or 99 for no errors
- ON the test is running as long as this switch is on or an error is detected

Switch is only activ if Maintenance is OFF

- Detail Message

- OFF the shown error code on the 7 segment display is only a general error code, pointing to a failed module
- ON detailed error code will enable an educated user to isolate the trouble to the lowest field replaceable part

Switch is only activ if Maintenance is OFF.

- Maintenance Switch

- OFF test are selected by switches error messages shown on 7 segment displays only the selected test displayed on CRT
- ON a test menue is shown on CRT, and the tests are selectable by keyboard error messages on CRT the 7 segment display shows 00.

Select switches 1..4

these switches select the specified module test in Maintenance Off they are binary coded

4.0 Description of Level 1 Tests

After entering Level 1 diagnostic a Sum Check of Diagnostic ROM's is done.

0. Self Configuration Test

The Self Configuration Test execution enclose several tests:

- Main Board Test
- Keyboard Processor Test
- CRT Test

In a later version it shall also test the entire system configuration with connected interfaces, RAM extensions or 16-Bit extension.

1. DMA Controller Test

A register Read/Write test with different bit pattern is performed and if the bit pattern does not match, an error code is displayed.

- 2. CRT Controller Test Urite/Read of the Graphic RAM with pattern 55/AA, AA/55,00/FF and FF/00. The pattern is displayed on the screen.
 - 3. Disk Controller Test An invalid command is sent to the Disk Controller and the status register is checked.
 - 4. Keyboard Controller Test A self check command is send to the keyboard controller on the main board and the return status is checked for error.
 - 5. CRT Test

Display some pictures on the screen

- Cursor Movement draws a square on the screen
- Full screen display with character "E" Full screen display with the whole character set (00-7F Hex). each picture is seperated by a key input
- 6. Disk Drive A Test

To check the drive a scratch disk must be inserted.

- Restore function (position to track #0)
- Format track (last track #27 Hex is formatted)
- Seek function (seek track #27 Hex)
- Write data to disk (track #27 Hex is written)
- Read data from disk and compare (read track #27 Hex)
- 7. Disk Drive B Test The same as for Drive A.

(x,y) = (x,y) + (y,y) + (y,y

- 8. Keyboard Test
 Performs first the Keyboard Controller Test (Test #4)
 Next the language code is read and displayed.
 In the Maintenance On Mode you can additionally test each key typed in, which is displayed on the CRT (including sound of tone).
 - 9. Memory Test
 The Memory is checked with 55/AA,AA/55,00/FF and FF/00.
 Directly folowing a Memory Address Decode Test is performed.
 The memory address is written into the addressed memory location.
 Processor is set into HALT to wait for automatic refresh from dynamic RAM controller.
 Afer one second, all memory locations are read and verified with the written values.
 - A. Main Board Test
 It runs the entire set of component tests on the Main Board
 Run Level O Diagnostic
 Main Board LED Test
 Several Tests described before
 DMA Controller
 CRT controller
 Disk Controller
 Keyboard Controller
 Memory Test
- E. Disk Alignment
 After a Restore on the selected Drive, a continuous Read of Track 16
 is performed. Stop the test by entering any key on the keyboard.
 A special alignment Disk is necessary for this test.

5.0 Error Codes and Error Messages

5.1. Error codes

10 - Main Board

- 11 Level O Diagnostic Error
- 12 DMA Controller Error
- 13 Disk Controller Error
- 14 Keyboard Controller Error
- 15 CRT Controller Error (GDC Graphic Display Controller)
- 20 Memory Address Error
- 21 Memory Bit 1 Error
- t o
- 28 Memory Bit 8 Error

0 - Disk Drive Error

- 31 Recalibrate Error
- 32 Disk Format Error
- 33 Read ID Error
- 34 Write Data Error
- 35 Read Data Error
- 36 Write/Read Data Compare Error

50 - Keyboard Error

- 51 Keyboard not connected
- 52 Keyboard Processor Error
- 90 Diagnostic Box Sum Check Error
- 🤧 Test passed OK Processor stops

5.2. Error Messages on CRT Screen

In the Maintenance On Mode all error messages and codes are displayed on the screen. This is a listing and short description of these messages.

O. General Messages

Level 0 failed

ERROR CODE = 11
LEVEL 0 DIAGNOSTICS ERROR STATUS = x x x x x x x x

x = 0 or 1 bit pattern of Level 0 LED's (see 2.2.)

Level 1 ROM check error

ERROR CODE = 90 ROM SUM CHECK = xx

xx = Another Sumcheck than 00 is a error

1. DMA Controller Test

ERROR CODE = 12

DMA CONTROLLER ERROR ON CHANNEL n

PORT EXP OBS

ADDR VALUE

ii xx xx

n = 0..3
ii = Portaddress 20...27
xx = Data

2. CRT Controller Test

ERROR CODE = 18
GDC RAM WRITE/READ ERRROR
Graph.RAM ADDR. = iiii
EXP.VALUE = xx
OBS.VALUE = xx

iiii = \overline{G} raphic RAM address 0...3840 Hex xx = Data

3. Disk Controller Test

ERROR CODE = 13
FLEX DISK CONTROLLER ERROR
STATUS 0 = xx

xx = Another Status 0 than 80H are errors

4. Keyboard Controller Test

ERROR CODE = 14
KEYBORD CONTROLLER ERROR
SELFCHECK STATUS = xx

xx = Another status than 55H is an error

5. CRT Test This phase has no messages. You see only the drawn pictures.

6. Disk Drive A Test 1. Recalibrate Test

ERROR CODE = 31
RECALIBRATE ERROR
STATUS 0 = aa
PRESENT CYL.(HEX) = nn

aa =
nn = Present Track

2. Format Error

ERROR CODE = 32
FORMAT ERROR
DISK STATUS VALUES
STO ST1 ST2 C H R N
xx xx xx xx xx xx xx

STO = Status Register O ST1 = Status Register 1 ST2 = Status Register 2

C = Current selected track number 0-27 Hex

= Head number 0 or 1

= Sector number which is read or written = Number of data byte written on a sector

3.Read ID Error

ί.,

ERROR CODE = 33
READ ID ERROR
DISK STATUS VALUES:
STO ST1 ST2 C H R N
xx xx* xx xx xx xx xx

ERROR CODE = 34

WRITE ERROR
DISK STATUS VALUES:
STO ST1 ST2 C H R N
xx xx xx xx xx xx xx xx

5.Read Data and Compare Error

ERROR CODE = 35

READ ERROR

DISK STATUS VALUES:

STO ST1 ST2 C H R N

xx xx xx xx xx xx xx xx

ERROR CODE = 36
READ DATA COMPARE ERROR

Disk Drive B Test

The error messages are the same as for drive A.

8. Keyboard Test

At this time can also appear an error from Keyboard Controller

1

ERROR CODE = 51
KEYBOARD NOT CONNECTED

ERROR CODE = 52 KEYBOARD PROCESSOR ERROR

Memory Test

ERROR CODE = 20
MEMORY ADDRESS ERROR
EXP. ADDR. = iiii
OBS. ADDR. = iiii

ERROR CODE = aa
MEMORY ERROR ON BIT n
ADDR. EXP/OBS VALUE
iiii xx xx

aa = 21...28 corresponds with the error bit position
n = Bit position 1..8
iiii = RAM Address from 0 to FFFFH
xx = Data

8. Main Board Test

In this phase can appear all messages from


- Level 0
- Memory
- DMA controller
- Disk Controller
- Keyboard
- GDC RAM Test

additionally a Lamp Test of the level 0 LED's is performed


- all Lamps on
- all Lamps off
- each Lamp seperately on between these phases is always 0.5 second delay

9. Disk Alignment Test

No Error Message is displayed.



13.10.82 SU




1 Kon 16 Kyybit.


CONTROLLER BOARD.


Rest Rest Rest Rest Rest Rest Rest Rest	Kryb. Coscoo Co.
C 14 C 18 G C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C	4
2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	6
	5
	۲ ا
٠. حي	3
E B 110 CS dec.	2 2
A A A B A B A B A B A B A B A B A B A B	(6.5)
Refer CALL	
Flex disk P.S	27. 42. 11. 12. 12. 12. 12. 13.

1 P X

1.2 K







DM5 C-3273

Serial interface polling technique:
The KB-IF within C-3273 sends every 8 ms an active low signal on data line with 25 µs duration. If KB has a datacode in its FIFO it will send back 8 bit KB data code LSB first .MSB last.

Each bit cycle has 200 µs duration.

A "0" data bit holds dataline for 25 µs active low,

A "1" data bit holds dataline for 100 µs active low.

Remaining time of bit cycle time the line is pulled up.

Send procedure starts with 300 µs delay after polling cycle.


Receiving a 2nd polling cycle within this delay time means that the host processor requests from KB the KB-status and language code strapping info.

The KB-FIFO is not matched with this action.

Switch I Language Code Setting

Country	Нех	S1/1	S1/2	S1/3
US-English	0	of f	of f	of f
UK-English	1	on	of f	of f
French	2	of f	o n	of f
German	3	o n	on	of f
Swedish/Finnish	4	of f	of f	on
Danish/Norwegian	5	on	off	on
Spanish	6	of f	on	on
Italian	7	on	o n	oπ

BLOCKDIAGRAM



Status-bit


1 = Good-St

0 = Error -St.

ALL BITS 1

COUNTRY-CODE

BLOCK DIAGRAM OF THE GDC 7220:



HARDWARE FEATURES OF THE GDC 7220:

- INTERFACE: * 8 BIT DATA, VERY_SIMPLE STRUCTURE ?
 - * ONLY TWO ADDRESSES NECESSARY FOR
 - PROGRAMMING
 - * COMMAND PROCESSOR
 - * DMA-MODE
- CRT CONTROLLER:
- * MÉMORY TIMING LOGIC FOR DRAMS
 - * VIDEO SYNC GENERATOR
 - * CURSOR MOVING, BLINKING
 - * LIGHT PEN REGISTER
 - * SCROLLING
- GRAPHIC CONTROLLER:
- * HIGH SPEED DRAWING PROCESSOR
 FOR CALCULATION OF PIXEL
 ADDRESSES/DATA DURING DRAWING
 PROGRESS
 - * ZOOMING/PANNING LOGIC

GRAPHIC CAPABILITIES

- OPERATION MODES: GRAPHIC

CHARACTER MODE

MIXED

- READ/WRITE MODIFICATION OF DISPLAY MEMORY IN 1.6. µSEC.

ZERO

SET

REPLACE

COMPLEMENT

FIGURE DRAWING:

LINES HORIZONTAL AND VERTICAL

VECTORS

RECTANGLES

ARCUS/CIRCLES

GRAPHIC CHARACTER SYMBOLS

LINE PATTERN OR AREA PATTERN PRO-

GRAMMABLE

SLANTED FIGURES (+ N.45°)

NCR DECISION MATE V

ECHTZEITUHR (K803-V001)

Die beiliegenden Seiten zeigen Ihnen, wie Sie diese Leistungserweiterung an Ihren NCR DECISION MATE V anschließen können. Bitte ordnen Sie diese Beschreibung in Ihre Bedienungsanleitung für den NCR DECISION MATE V ein.

Doc:017-0033071

ECHIZEITUHR (K803-V001)

INHALTSVERZEICHNIS

Teil	1		
INSTA	LL	ATI	ON

Allgemeine Hinweise Einstellung der IFSEL-Nummer Interrupt-Signal im Bereitschaftsbetrieb Stromversorgung	2 4
Teil 2	
SOFTWARE	
Einleitung	6
Formatumwandlung	
Adressierung von Registern	8
Die Struktur der Register	
Programmierung der Register	0
Rücksetzen der Register	12
Programmierung der Interrupts	
Der Interrupt im Bereitschaftsbetrieb	13
Umstellungskontrollbit	14
Der "GO"-Befehl	14
Softwarebeispiele	15
Beispiel l	16
Beispiel 2	21

ALLGEMEINE HINWEISE

ACETUNG: Diese Leistungserweiterung enthält CMOS Bauelemente. Bitte berücksichtigen Sie die üblichen Vorsichtsmaßnahmen für die Behandlung solcher Bausteine:

- * Vermeiden Sie die Berührung der Kontaktleiste.
- * Stellen Sie sicher, daß Ihr NCR DECISION MATE V ausgeschaltet ist, bevor der Adapter eingesetzt oder entfernt wird.
- * Falls Sie das Gehäuse öffnen (siehe unten), sollten Sie die Bauelemente oder die Lötseite der Platine nicht berühren.

Dieser Adapter verwendet (wie alle anderen) eine IFSEL-Nummer (InterFace SBLect), um mit dem NCR DECISION MATE V Daten auszutauschen. Insgesamt stehen 10 IFSEL-Nummern zur Verfügung, denen wiederum jeweils acht E/A Ports zugeordnet sind. Die Software zur Echtzeituhr, die unter dem Betriebssystem p-UCSD zur Verfügung steht, verwendet die IFSEL-Nummer 4B (Ports C8 bis CF) als Standardvoreinstellung. Zum Zeitpunkt der Auslieferung sind die Wahlschalter des Adapters auf diesen Wert eingestellt. Falls Sie diesen voreingestellten Wert verwenden möchten, können Sie den Adapter – ohne weitere Vorbereitungen – in einen der Steckplätze 2 bis 6 Ihres NCR DECISION MATE V einstecken (Siehe Abb. 1.1).




Abbildung 1.1 Anbringung des Adapters

Lesen Sie in diesem Fall bitte den zweiten Teil (Software) dieser Dokumentation.

Falls Sie die eingestellte IFSEL-Nummer verändern möchten, sollten Sie folgendermaßen vorgehen:

EINSTELLUNG DER IFSEL-NUMMER

- 1. Entfernen Sie den Drahtbügel und die vier Kreuzschlitzschrauben, ohne die Gehäusehälften zu trennen.
- 2. Drehen Sie den Adapter um (Schraublöcher nach unten) und legen Sie ihn auf eine flache Unterlage. Heben Sie die obere Gehäusehälfte ab, so daß Sie die Bestückungsseite (nicht die Lötseite) der Platine vor sich sehen. Außer den üblichen Vorsichtsmaßnahmen bei der Behandlung von CMOS-Bauelementen sollten Sie beachten, daß der Adapter einen kleinen Akkumulator enthält, um die Uhr mit Strom zu versorgen. Vermeiden Sie daher die Berührung der Platine oder von einzelnen Elementen mit leitfähigen Werkzeugen.
- 3. Bringen Sie die IFSEL-Wahlschalter (Abb. 1.2) in die gewünschte Stellung. Die Tabelle (Abb. 1.3) zeigt die möglichen Schaltereinstellungen. Um den Adapter in die selbe Lage zu bringen wie die Abbildungen in diesem Text, sollten Sie ihn so drehen, daß der Steckkontakt von Ihnen wegzeigt. Der Akkumulator auf der Platine ist Ihnen dann zugewandt. Der Schalter auf der linken Seite ist der Schalter Nummer 4, der Schalter auf der rechten Seite ist der Schalter B. Falls abweichende Beschriftungen auf dem Schalterblock vorhanden sind, sollten Sie diese nicht beachten. Ein Punkt (•) in der Abbildung 1.3 zeigt, daß der betreffende Schalter an der Seite der Steckerleiste niedergedrückt werden muß (sollte Ihr Adapter mit Schiebeschalter ausgestattet sein, müssen Sie den Schalter in Richtung auf den Steckkontakt schieben). Ein Kreis zeigt, daß der Schalter an der dem Akkumulator zugewandten Seite niedergedrückt bzw. in diese Stellung geschoben werden muß. Die Abbildung 1.4 zeigt die Schalterstellung für die IFSEL-Nummer 4B.
- 4. Bauen Sie den Adapter wieder zusammen und setzen Sie ihn in eine der Steckfassungen 2 bis 6 Ihres (ausgeschalteten) NCR DECISION MATE V ein (Siehe Abb. 1.1).




Abbildung 1.2 IFSEL-Schalter

IFSEL	SCHALTER 4 2 1 B	PORT-	ADRESSE DEZ
0A	0 0 0 0	60н - 67н	96 - 103
OB	0 0 0 •	68H - 6FH	104 - 111
1A	0 0 • 0	70H - 77H	112 - 119
1B	0 0 • •	78H - 7FH	120 - 127
2A	0 • 0 0	30H - 37H	48 - 55
2B	0 • 0 •	38H - 3FH	56 - 63
3A	0 • • 0	ВОН - В7Н	176 - 183
3B	0 • • •	BSH - BFH	184 - 191
4A	• 0 0 0	СОН - С7Н	192 - 199
4B .	• 0 0 •	C8H - CFH	200 - 207

Abbildung 1.3 Mögliche IFSEL-Kinstellungen




Abbildung 1.4 Beispiel: IFSEL-Numer 4B

INTERRUPT-SIGNAL IM BEREITSCHAFTSBETRIEB

Die Echtzeituhr läuft auch nach dem Ausschalten Ihres Computers oder nach der Entfernung aus dem Computer weiter. Es besteht die Möglichkeit, die Echtzeituhr auf das Setzen eines Interrupt-Signals in diesem Bereitschaftsbetrieb zu programmieren. Das Interrupt-Signal wird in dem Augenblick erzeugt, in dem die Werte der laufenden Zeitzähler den vorab gespeicherten Werten entsprechen. Dieses Interrupt-Signal wird jedoch nur einmal gesetzt und verbleibt bis zu einer Rücksetzung in diesem Zustand.

Das Interrupt-Signal kann an zwei Kontakten (P2) auf der Platine abgegriffen werden (Siehe Abbildung 1.5):

Anschluß 1: INTERRUPT-SIGNAL (gesetzt=LOW)

Anschluß 2: MASSE




Abbildung 1.5 2-Pol Stiftleiste P2

Diese Stiftleiste ist nach Öffnung des Adapters (Siehe Beschreibung auf Seite 2) zugänglich. Den Anschlußdraht können Sie nach Entfernung des Blindstopfens durch die Gehäuseöffnung herausführen.

Der Ausgang kann z.B. zum Einschalten eines Gerätes durch eine Steuerschaltung verwendet werden. Er ist für die Belastung durch eine TTL-Schaltung entworfen. Es muß ein Abschlußwiderstand (Pull-Up- Widerstand) von 3.6KOhm verwendet werden.

Die softwareseitige Beschreibung dieses Interrupts finden Sie im zweiten Teil dieser Dokumentation.

STROMVERSORGUNG

Der Adapter enthält einen kleinen Akkumulator (3.6V; 60mAh), der die Stromversorgung der Echtzeituhr sicherstellt, wenn der Computer ausgeschaltet oder der Adapter nicht in Ihren NCR DECISION MATE V eingesteckt ist. Der Akkumulator wird automatisch während dem Betrieb des Computers geladen. Die mögliche Zeitdauer der Batterieunterstützung ist stark von der Umgebungstemperatur abhängig, bei konstant 20 Grad Celsius kann von einer Dauer von etwa 180 Tagen ausgegangen werden.

Sie sollten unter keinen Umständen versuchen, den Akkumulator von der Platine zu entfernen.

SOFTWARE

EINLEITUNG

Die Echtzeituhr ist ein Zeitzähler mit programmierbarem Alarmsignal. Die Zeiteinheiten, die von der Echtzeituhr gezählt werden sind Monate, Monatstage, Wochentage, Stunden, Minuten, Sekunden und Sekundenbruchteile.

Der Zeitpunkt für ein Alarmsignal wird in einem Satz von Speichern ("Latches") festgehalten. Durch das Besetzen einzelner oder aller Speicher mit einem "Ignoriere"-Wert ist es möglich, das Alarmsignal in wiederkehrenden Intervallen zu programmieren. Werden z.B. die Speicher für Monat, Tag des Monats und Wochentag auf "Ignoriere" gesetzt und die restlichen Speicher auf 12 Uhr Mittags programmiert, wird jeden Tag um 12 Uhr Mittags das Alarmsignal gegeben.

Außer der Zeitmessung und der Alarmfunktion bietet die Echtzeituhr folgende Leistungen:

Für den Zweck der Synchronisierung der Echtzeituhr steht ein eigenes "GO"-Befehlsregister zur Verfügung. Ein spezielles Bit ermöglicht Assemblerprogrammen eine Kontrolle, ob sich einer der Zähler während eines Lesezugriffes in Umstellung befand. Ein Lesen der Zeitzähler während des Umstellungsvorgangs kann zu einer Ungenauigkeit führen.

Die UCSD-p-Betriebssystemsoftware unterstützt die Echtzeituhr durch eine Reihe von Routinen in den Programmiersprachen BASIC, FORTRAN und Pascal. Weitergehende Information zu diesen Routinen können Sie der Dokumentation des UCSD-p-Betriebssystems entnehmen.

Selbstverständlich kann die Echtzeituhr auch unter den Betriebssystemen CP/M und MS-DOS in Assembler oder BASIC programmiert werden. Die folgenden Seiten geben Beispiele und Hinweise zur Implementierung solcher Routinen in diesen Betriebssystemen.

FORMATUMWANDLUNG

Die Speicher und Zähler der Echtzeituhr enthalten Werte im BCD-Format (Binär kodierte Dezimalzahlen). In diesem Format stellt jedes Byte zwei Stellen der Zahl, jeweils in vier Bit, dar. Die Dezimalzahl "25" wird z.B in einem Byte als 0010 0101 abgelegt, wobei die Ziffer mit der höheren Dezimalwertigkeit ("2") die oberen vier Bits belegt. Da in BASIC die Erkennung von BCD-kodierten Zahlen nicht vorgesehen ist, muß zunächst eine Ersatzdarstellung für die BCD-Zahlen errechnet werden. Für das obige Beispiel findet sich die Dezimalzahl 37, die als 00100101 binär kodiert wird.

Die Gleichung für das Umwandeln von Dezimalzahlen in eine Ersatzdarstellung für BCD-kodierte Zahlen lautet in BASIC:

$$BCD = INT(DEZIMAL/10) * 6 + DEZIMAL$$

Die Gleichung für das Umwandeln der Ersatzdarstellung von BCD-kodierten Zahlen in Dezimalzahlen lautet in BASIC:

$$DEZIMAL = INT(BCD/16) * 10 + BCD MOD 16$$

Beispiel 1:

Umwandlung der Dezimalzahl 43 in eine BCD-kodierte Zahl:

BCD = INT(
$$43/10$$
) * 6 + 43
= 4 * 6 + 43
= 67

Die Ausgabe der Zahl 67 durch das BASIC Programm ergibt dasselbe Bitmuster wie die BCD-Kodierung von 43.

Beispiel 2:

Umwandlung der BCD-kodierten Zahl 67 in eine Dezimalzahl:

DEZIMAL = INT(67/16) * 10 + 67 MOD 16
=
$$4 \times 10 + 3$$

= 43

Dies ist der wahre Dezimalwert des Bytes 0100 0011, das von BASIC aber als "67" gelesen wird.

Jede BCD-Zahl entspricht der Binärkodierung einer hexadezimalen Zahl, bei der keine Ziffer größer als neun ist. Dies ist von besonderer Bedeutung, falls Sie in Assembler programmieren oder hexadezimale Zahlen als Eingabewerte für ein BASIC-Programm verwenden.

ADRESSIERUNG VON REGISTERN

Die Echtzeituhr verwendet 23 Register. Ein Registerzugriff wird durch zwei zusammengehörige Befehle ausgeführt:
Der erste Befehl wählt einen der sechs Adreßspeicher aus, welche jeweils eine Gruppe von vier (Adreßspeicher 5: drei) Register verwalten. Der nachfolgende Befehl wählt eines der zum angewählten Adreßspeicher gehörigen Register und greift auf dieses zu. Die Abbildung 3.1 zeigt tabellarisch die Funktion der einzelnen Register, die Zugehörigkeit zu den Adreßspeichern und die mögliche Art des Zugriffs. (R=READ=Lesezugriff; W=WRITE=Schreibzugriff)

BADD stellt die Basisadresse des verwendeten IFSELs dar. Unter der Annahme, daß IFSEL 4B verwendet wird, ist das adressierte Port C8H (Siehe Abb. 1.3). Der zuletzt aktivierte Adreßspeicher bleibt gültig bis zur nächsten Ausgabe an das Port BADD. Dies ermöglicht den Austausch von Daten mit Register, die zu einen Adreßspeicher gehören, ohne der Notwendigkeit einer wiederholten Anwahl des Adreßspeichers. Das nachfolgende Beispiel zeigt diesen Vorgang: Zuerst wird eine Gruppe von vier Registern angewählt, dann werden die Werte für die Register der Sekunden- und Kinutenzähler auf die jeweiligen Werte in SEC und MIN gesetzt.

OUT BADD,0
OUT BADD+6,SEC
OUT BADD+7,MIN

	, 		
FUNKTION	ADR.SPEICHER	REGISTER	ZUGRIFF
ZÄHLER 1/10000 SEKUNDEN	BADD, 0	BADD+4	R/W
ZÄHLER 1/100 SEKUNDEN	BADD, 0/	BADD+5	R/W
ZÄHLER SEKUNDEN	BADD, 0/	BADD+6 7	R/W
ZÄHLER MINUTEN	BADD, O	BADD+7:	R/W
ZÄHLER STUNDEN	BADD, 1	BADD+4 ^	R/W
ZÄHLER WOCHENTAGE	BADD, 1	BADD+5	R/W
ZÄHLER TAGE DES MONATS	BADD, 1	BADD+6	R/W
ZÄHLER MONATE	BADD,1	BADD+7	R/W
LATCH 1/10000 SEKUNDEN	BADD, 2	BADD+4	R/W
LATCH 1/100 SEKUNDEN	BADD, 2	BADD+5	R/W
LATCH SEKUNDE	BADD, 2	BADD+6	R/W
LATCH MINUTE	BADD, 2	BADD+7	R/W
LATCH STUNDE	BADD, 3	BADD+4	R/W
LATCH WOCHENTAG	BADD, 3	BADD+5	R/W
LATCH TAG DES MONATS	BADD, 3	BADD+6	R/W
LATCH MONAT	BADD,3	BADD+7	R/W
INTERRUPT STATUS	BADD,4	BADD+4	R
INTERRUPT BEFEHL	BADD,4	BADD+5	W
RÜCKSETZEN ZÄHLER	BADD,4	BADD+6	W
RÜCKSETZEN LATCHES	BADD,4	BADD+7	W
UMSTELLUNGSKONTROLLBIT	BADD,5	BADD+4	R
"GO" BEFEHL	BADD,5	BADD+5	w
BEREITSCHAFTSINTERRUPT	BADD,5	BADD+6	w

Abbildung 2.1 Register der Echtzeitubr

DIE STRUKTUR DER REGISTER

Es stehen jeweils acht Register für die Zähler und für die Alarm-"Latches" zur Verfügung. Jedes Register enthält acht Bits und kann somit eine ein- oder zweiziffrige BCD-Zahl enthalten. Unbelegte Bits sind in der Abb. 2.2 durch "-" dargestellt, sie werden bei Lesezugriffen als logisch O zurückgegeben und bei Schreibzugriffen ignoriert.

ZÄHLER/LATCH	EINER ZEHNER							
	Bit:DO	Dl	D2	D3	Bit:D4	D5	D6	D7
1/10000 SEKUNDEN	_	_	_	_	х	х	х	x
1/100 SEKUNDEN	X	Х	Х	X	X	X	X	X
SEKUNDEN	x	Χ	Х	X	X	X	X	-
MINUTEN	х	χ	X	Χ	X	X	X	_ '
STUNDEN	x	χ	Х	X	X	X	-	-
WOCHENTAGE	х	Χ	Х	-	-		-	-
TAGE DES MONATS	х	X	Х	X	X	X	-	
MONAT	х	Х	Х	Х	X	-		

Abbildung 2.2 Bitbelegung der Zähler- und Latch-Register

PROGRAMMIERUNG DER REGISTER

Die Abbildungen 2.1 und 2.2 enthalten alle Informationen, die Sie zum Programmieren der Register benötigen. Nachfolgend finden Sie Beispiele für Zugriffe auf die Zählerregister und eine Beschreibung der Alarm-"Latches". Beachten Sie bitte, daß es nicht erforderlich ist, einen Adreßspeicher wiederholt anzuwählen, venn nacheinander Zugriffe auf die zugeordneten Register erfolgen.

PROGRAMMIERUNG DER ZÄHLERREGISTER

Das folgende Beispiel stellt den Stundenzähler auf den in der Variable HOUR enthaltenen BCD-Wert:

OUT BADD, l (Wahl des Adreßspeichers)
OUT BADD+4, HOUR (Schreibzugriff auf den
Stundenzähler)

Das folgende Beispiel liest den BCD-Wert des Stundenzählers in die Variable HOUR ein:

OUT BADD, l (Wahl des Adreßspeichers)
IN (BADD+4), HOUR (Lesen des Registerinhalts
in die Variable)

PROGRAMMIERUNG DER ALARM-"LATCHES"

Die Struktur und die Zugriffsweise auf die Register der Alarm-'Latches" unterscheiden sich nicht von denen der Zählerregister. Die Echtzeituhr vergleicht den Inhalt der Latch-Register mit denen der Zählerregister und löst einen Interrupt aus, sobald alle folgenden Bedingungen erfüllt sind:

- * Es wird eine Übereinstimmung von mindestens einem Zähler-/ Alarmregister ermittelt.
- * Alle Alarmregister, die nicht übereinstimmen, sind auf den Wert "ignoriere" gesetzt.
- * Der Alarm-"Latch"-Interrupt ist aktiviert. (Siehe Abschnitt "PROGRAMMIEREN DES INTERRUPTS")

Die Register der Alarm-"Latches" können einzeln auf "ignoriere" gesetzt werden durch die jeweilige Belegung mit der
Bitfolge 1100 1100 (Dezimalwert 204). Die Echtzeituhr erkennt diesen besonderen Wert, da keine BCD-kodierte Zahl
existiert, bei der die oberen zwei Bits der vier-Bit-Gruppen
gesetzt sind. Das folgende Beispiel setzt den Alarm-"Latch"
für Minuten auf "ignoriere":

OUT BADD, 2 (Wahl des Adreßspeichers)
OUT BADD+7, 204 (Schreibzugriff auf den
Latch: "ignoriere")

RÜCKSETZEN DER REGISTER

Um die Zähler- und die Alarmregister einfach auf den niedrigstmöglichen Wert zu setzen, stehen jeweils spezielle Register zur Verfügung. Um die Rücksetzung zu bewirken, müssen die jeweiligen Register (Siehe Abbildung 2.1) mit dem Dezimalwert 255 besetzt werden. Beispiel:

OUT BADD,4 (Wahl des Adreßspeichers)
OUT BADD+6,255 (Rücksetzen aller Zählerregister)

PROGRAMMIERUNG DER INTERRUPTS

Zusätzlich zum bisher beschriebenen "Alarm"-Interrupt kann die Echtzeituhr auf die Erzeugung von Interrupts in den folgenden Intervallen programmiert werden:

einmal pro 1/10 Sekunde
einmal pro Sekunde
einmal pro Minute
einmal pro Stunde
einmal pro Tag
einmal pro Woche
einmal pro Monat

Die Abbildung 2.3 zeigt die Bedeutung der einzelnen Bits im Interrupt-Befehlsregister. Ein gesetztes Bit zeigt an, daß der jeweilige Interrupt aktiviert ist.

BITPOSITION	DEZIMAL	INTERRUPTQUELLE
7 6	128 64	Monat Woche
4	32 16	Tag Stunde Minute
2	4	Sekunde 1/10 Sekunde
0	1	Alarm

Abbildung 2.3 Bitpositionen des Interrupt-Befehlsregisters

Zwei Beispiele zeigen die Aktivierung von Interrupts:

OUT BADD,4 (Wahl des Adreßspeichers)
OUT BADD+5,1 (Setzen des Bit 0, Alarm)
OUT BADD,4 (Wahl des Adreßspeichers)
OUT BADD+5,24 (Setzen der Bits Stunde und Minute)

Ein Interrupt-Statusregister enthält Information, welche Interrupts seit dem letzten Lesen des Statusregisters statt-gefunden haben. Die Zuordnung der Bitpositionen bzw. der Dezimalwerte entspricht der Abbildung 2.3. Beispiel:

```
OUT BADD,4 (Wahl des Adreßspeichers)
IN (BADD+4),INTSET (Einlesen in Variable INTSET)
```

Der Dezimalwert l in der Variable INTSET nach dem Lesen des Interrupt-Statusregisters z.B. zeigt an, daß seit dem letzten Lesen ein Alarm-Interrupt ausgelöst worden ist.

DER INTERRUPT IM BEREITSCHAFTSBETRIEB

Dieser Interrupt ist an die Erfüllung folgender Bedingungen geknüpft:

- * Die Werte aller Alarm-"Latches", die nicht mit "ignoriere" besetzt sind, stimmen mit den Werten der jeweiligen Zähler überein.
- * Der Bereitschafts-Interrupt ist aktiviert.

Der Interrupt ist aktiviert, venn das niedrigstwertige Bit des zugehörigen Registers (Siehe Abb. 2.1) gesetzt ist. Dieser Interrupt wird vom Interrupt-Steuerregister nicht beeinflußt. Beispiel:

```
OUT BADD,5 (Wahl des Adreßspeichers)
OUT BADD+6,1 (Aktivieren des Ber.Interrupts)
bzw.
OUT BADD+6,0 (Rücksetzen des Ber.Interrupts)
```

UMSTELLUNGSKONTROLLBIT

Dieses Bit wird in einem eigenen Register (Siehe Abb.2.1) gespeichert und wird von der Echtzeituhr gesetzt, wenn sich eines der Zählerregister gerade in Umstellung befindet. Dieses Bit ist insbesondere von Bedeutung für Assembler-Programme, die ein hohes Maß an Zeit-Einlesegenauigkeit erfordern. Solche Programme sollten dieses Bit abfragen und einen Lesezugriff auf einen Zähler wiederholen, falls dieses Bit gesetzt war.

DER "GO"-BEFEHL

Mithilfe dieses Befehls kann der Ablauf der Echtzeituhr genau gestartet werden. Ein Schreibzugriff auf das Register, das diesen Befehl enthält, bewirkt die Rücksetzung der Zähler 1/10000, 1/100, 1/10 und 1/1 Sekunde. Falls der Wert des Zählers für ganze Sekunden zum Zeitpunkt der Rücksetzung größer als 40 ist, wird der Minutenzähler um eins erhöht. Andernfalls ist der Minutenzähler nicht betroffen.

Der Ablauf der Synchronisierung der Echtzeituhr auf die Zeit 15 Uhr 12 Minuten ist z.B. wie folgt:

- 1. Setzen der "langsameren" Zähler für Stunden und Minuten auf die Werte 15 bzw. 12.
- 2. Setzen des Sekundenzählers auf den Wert "0"
- 3. Wahl des Adresspeichers: OUT BADD, 5
- 4. Vorausgesetzt, daß der Wert "l" um genau 15 Uhr 12 in den "GO"-Befehlsregister geschrieben wird und seit der Nullsetzung des Sekundenzählers weniger als 40 Sekunden vergangen sind, wird die Echtzeituhr genau auf 15 Uhr 12 synchronisiert: OUT BADD+5,1

Die genaue Einstellung der Echtzeituhr ist nur in Assembler-Programmen möglich, da diese die unmittelbarste Ausführung eines Programmausgabebefehls gewähren. Für Programmierer, die die größtmögliche Synchronisations-Genauigkeit erzielen möchten, ist die Arbeitsfrequenz der Prozessoren des NCR DECISION MATE V von Bedeutung:

> 8-Bit (Z80A) - 4MHz 16-Bit (8088) - 5MHz

SOFTWAREBRISPIELE

Der folgende Abschnitt zeigt anhand zweier Beispiele die Programmierung der Echtzeituhr in BASIC. Auch Assembler-Programmierern werden diese Beispiele nützlich sein, da die grundsätzlichen Ein-/Ausgabebefehle an die Echtzeituhr auch in der höheren Programmiersprache verständlich sind.

Das erste Beispiel zeigt wie die Uhrzeit und das Tagesdatum eingestellt und abgefragt werden. Außerdem wird ein Test durchgeführt, um die verwendete IFSEL-Nummer zu ermitteln und davon die korrekte Basisadresse abzuleiten und auf der Diskette zu speichern.

Das zweite Beispiel zeigt das setzen der Alarm-Zeit und ermöglicht die Ausgabe eines Alarmtextes. Die Basisadresse wird von der Diskette gelesen.

Die Programme sind unter den Betriebssystemen CP/M und MS-DOS lauffähig.

BRISPIKL 1

ZWECK: STELLEN DER ECHTZEITUHR. ANZEIGEN VON DATUM UND UHRZEIT.

BESCHRELBUNG DES PROGRAMAS:

ZEILENNR.: KURZEESCHREIBUNG:

- 50 100 ROUTINE ZUR DHAANDLING VON DEZIMAL ZU BCD UND ZURÜCK
- 110 130 SPRING IN DIE TESTROUTINE DER ECHTZEITURR (STEHE 1140)
- 140 210 AUSCABE EINES BILDSCHIRMENUS: WAHL ZWISCHEN STELLEN, ABFRACEN DER ZEIT ODER ENDE DES PROCRAMES
- 220 380 EINCABE DER ZEIT UND DES DATUMS. EINCABEN AUSSERHALB DES WERTEBEREICHS WERDEN ERKANNT.
- 390 460 DEZIMAL EINGEGREENE DATEN WERDEN IN BCD VERWANDELT.
- 470 550 DIE UMSEWANDELTEN WERTE WERDEN IN DIE REGISTER DER ECHT-ZEITUHR EINGETRAGEN.
- 560 700 ZEIT UND DATUM WERDEN VON DER ECHIZEITUHR ABGEFRAGT. EINE UMSTELLUNG DER UHR VON 59 SEKUNDEN AUF 00 SEKUNDEN WIRD ÜBERHACHT. ANSCHLIESSEND WERDEN DIE ERMITTELIEN WERIE VON BCD NACH DEZIMAL UMGENANDELT. "FLAG" IST EIN SCHALTER FÜR DIE BILDSCHIRMAUSCABE DER ZEIT UND DES DATUMS BEIM ERSTEN SCHLEIFENDURCHGANG.
- 710 820 AUSCABE DES DATUES UND DER ZEIT IM KORREXTEN FORMAT.
 WOCHENTAG- UND MONATWERTE WERDEN MIT NAMEN ANGEZEIGT.
- 830 880 ABFRAGE, OB DER ANWENDER DAS PROGRAMM VERLASSEN MÖCHTE.
- 890 980 UMANDILING VOM WOCHENTAG-WERT IN DEN WOCHENTAG-NAMEN.
- 990 1130 UMWANDILING VOM MONATS-WERT IN DEN HONATS-NAMEN.

DIESES UNTERPROCRAMM KOMPROLLLERT, OB DIE ECHTZEITUHR ZUR VERFÜGLING STEHT. EIN AUSGEWÄHLTES ALARM-'LATCH'-REGISTER WIRD MIT EINEM WERT EESCHRIEBEN. DIE ECHTZEITUHR IST VERFÜCEAR, WEN EINE ANSCHLIESSENDE ABFRAGE DES REGISTERS DENSELBEN WERT ZURÜCKGIBT, DER VORHER GESCHRIEBEN WURDE. FALLS DIE BASISADRESSE DES PORTS FALSCH IST, WIRD EINE TABELLE ALLER I/O PORTADRESSEN ANGEZEIGT. ES KANN DER KORREXTE WERT EINGEGEBEN WERDEN, EINE ABFRAGE FINDET STATT.

DIE STANDARDVOREINSTELLLING DER PORTADRESSE IST DEZIMAL 200 (HEXADEZIMAL C8 VON IFSEL 4B). DIESE PORTADRESSE WIRD AUF DER DISKETTE GESPEICHERT, SIE WIRD VOM BEISPIELPROGRAMM 2 VON DORT ABGZIESEN.

1490 - 1530 ROUTINEN ZUR ZEIGERPOSITIONIERUNG UM EINE KORREKT FORMA-TIERTE AUSGABE ZU ERZIELEN.

```
10 REM
                   EXAMPLE - 1
20 REM SET AND CET TIME TO/FROM REAL TIME CLOCK
          к 8 0 3
30 REM
40 REM ----
50 REM DEFINE A FUNCTION TO CONVERT FROM DECIMAL TO BOD
60 DEF FNTOBOD(X)=(X \times 10)*6+X
70 REM
80 REM DEFINE A FUNCTION TO CONVERT FROM BOD TO DECIMAL
90 DEF FNTODEC(X)=(X\16)*10 + X MOD 16
100 REM
110 REM COTO RTC AVAILABLE
120 COSUB 1140
130 REM
140 PRINT: PRINT " FUNCTION SELECTION: "
150 PRINT " 1 - SET TIME TO RIC "
160 PRINT * 2 - CET TIME FROM RIC "
170 PRINT * 3 - EXIT PROGRAM *
180 SEL$=" "
190 INPUT " ".A
200 ON A GOTO 220,550,1540
210 PRINT " ? ";:00TO 190
220 REM CLEAR SCREEN AND GET TIME FROM KEYBOARD
240 PRINT CHR$(26); "PLEASE EVIER THE FOLLOWING DATA!"
```

250 PRINT

```
260 INPUT " MONTH (1-12):";MIH
  270 IF MIHK1 OR MIHD 12 00TO 260
  280 INPUT "DAY OF WEEK (1-7 SUN=1):";DOW
  290 IF DOW(1 OR DOW)7 00TO 280
  300 INPUT " DAY OF MONTH (1-31):";DOM
  310 IF DOMK1 OR DOMD31 00TO 300
  320 PRINT
 330 INPUT " HOUR (0-23):";HR
  340 IF HR<0 OR HRO23 COTO 330
  350 INPUT " MINUTES (0-59):";MIN
  360 IF MIN<0 OR MIN>59 0010 350
  370 INPUT " SECONDS (0-59):";SEC
  380 IF SEC<0 OR SEC>59 COTO 370
  390 REM CONVERT REAL TIME AND DATE FROM DECIMAL TO BCD
  400 REM ----
 400 RM

410 MIH=FNIOBOD(MIH)

420 DOM=FNIOBOD(DOM)

430 DOW=FNIOBOD(DOW)

430 DOW=FNIOBOD(DOW)

440 HR=FNIOBOD(HR)

450 MIN=FNIOBOD(MIN)

450 MIN=FNIOBOD(MIN)

460 SEC=FNIOBOD(SEC)

460 VERT SECOND
  470 REM SET REAL TIME AND DATE AS EMIERED
  480 REM ----
 490 OUT BADD, 1: OUT BADD+7, MIH
500 OUT BADD+6, DOM 'SET DAY OF MONTH
510 OUT BADD+5, DOW 'SET DAY OF WEEK
520 OUT BADD+4, HR 'SET HOUR
 530 OUT BADD,0: OUT BADD+7,MIN 'SET MINUTES 540 OUT BADD+6,SEC 'SET SECONDS
  550 REM
  560 REM CET TIME AND DATE FROM RIC
585 LI=0: PO=0: COSUB 1520: PRINT "ENTER 'Q' TO QUIT PROGRAM"
  590 FLAG=0
  600 REM GET TIME AND PRINT ONCE PER SECOND
  610 OUT BADD,0: X=INP(BADD+6): SEC=FNTODEC(X) 'READ SECOND 620 IF SEC=59 THEN ADDSEC=0 ELSE ADDSEC=SEC+1 'SET ROLLOVER CHECK 630 OUT BADD,0: X=INP(BADD+6): SEC=FNTODEC(X) 'READ SECONDS
  640 IF SECOADDSEC 00TO 630 'IF A SECOND HAS PASSED, CET THE TIME
  650 OUT BADD, 0: X=INP(BADD+7): MIN=FNTODEC(X) 'CET MINUTE
  660 OUT BADD, 1: X=INP(BADD+4): HR=FNTODEC(X) 'CET HOURS
```

```
670 X=INP(BADD+5): DOW=FNTODEC(X) 'CET DAY OF WEEX
                                    'CET DAY OF MONTH
680 X=INP(BADD+6): DOM=FNTODEC(X)
690 X=INP(BADD+7): MIH=FNTODEC(X) 'CET MONTH
700 IF ADDSEC O AND FLAG=1 COTO 800
710 REM PRINT REAL TIME AND DATE
720 REM ----
730 PRINT CHR$(30): PRINT CHR$(23) 'CURSOR HOME & CLEAR END OF LINE
740 ON DOW COSUB 910,920,930,940,950,960,970
750 ON MIH COSUB 1010, 1020, 1030, 1040, 1050, 1060, 1070, 1080, 1090, 1100, 1110,
    1120
760 PRINT "DATE: "; DOW$;", ";MIH$;" ";DOM;
770 LI=2: PO=40: COSUB 1520
                                                'POS. HR,MIN
780 PRINT USING "TIME: # : # : ":HR. MIN
790 FLAC=1
800 LI=2:P0=55: 00SUB 1520: PRINT CHR$ (23)
                                               'CLEAR END OF LINE
810 LI=2:P0=55: 00SUB 1520
                                               'POS. SEC
820 PRINT SEC;
830 REM QUIT PROGRAM ?
840 REM ----
850 SEL$=INKEY$
860 IF SEL$="Q" 00TO 140
870 COTO 620
880 REM
890 REM CONVERT DAY OF WEEK NUMBERS TO DAY OF WEEK NAMES
900 REM ----
910 DOW$="Sunday": RETURN
920 DOWS="Monday": RETURN
930 DOWS="Tuesday": RETURN
940 DOW$="Wednesday": RETURN
950 DOW$="Thursday": RETURN
960 DOW$="Friday": RETURN
970 DOW$="Saturday": RETURN
980 REM
990 REM CONVERT MONTH NUMBERS TO MONTH NAMES
1000 REM ----
1010 MIH$="January": RETURN
1020 MIH$="February": RETURN
1030 MIH$="March": RETURN
1040 MIH$="April": RETURN
1050 MIH$="May": RETURN
1060 MIH$="June": RETURN
1070 MIH$="July": RETURN
```

```
1080 MIHS="August": RETURN
1090 MIH$="September": RETURN
1100 MIH$="October": RETURN
1110 MIHS="November": RETURN
1120 MIH$="December": RETURN
1130 REM
1140 REM RIC AVAILABLE ? TEST
1150 REM --
1160 REM
1170 REM DEFAULT BADD = 200 DEC
1180 BADD=200
1190 OUT BADD. 3: X=INP(BADD+7)
1200 OUT BADD+7.11
1210 T=INP(BADD+7)
1220 OUT BADD+7,X
1230 IF T=11 THEN COTO 1430
1240 PRINT CHR$(26)
1250 PRINT "TABLE FOR BASE PORT ADDRESS (BADD):"
1260 PRINT
1270 PRINT "IFSEL- BADD
                           BADDn
1280 PRINT "SHITCH (HEX)
                           (DEC)"
1290 PRINT "----
1300 PRINT "0-A
                   60
                           96n
1310 PRINT "0-B
                   68
                           104"
1320 PRINT "1-A
                   70
                           112"
1330 PRINT "1-B
                   78
                          120"
1340 PRINT "2-A
                   30
                          48n
1350 PRINT "2-B
                          56°
                   38
1360 PRINT "3-A
                   B0
                          176"
1370 PRINT "3-B
                   B8
                          184"
1380 PRINT "4-A
                          192"
                   \alpha
1390 PRINT "4-B
                   C8
                           200<sup>n</sup>
1400 PRINT
1410 INPUT "INPUT THE BASE PORT ADDRESS (DEC) OF THE RTC (SEE TABLE):".
1420 IF BADD=96 OR BADD=104 OR BADD=112 OR BADD=120 OR BADD=48 OR
    BADD=56 OR BADD=176 OR BADD=184 OR BADD=192 OR BADD=200 THEN
    00TO 1190
    ELSE COTO 1410
1430 PRINT CHR$(26)
1440 PRINT "RIC AVAILABLE ON PORT ADDRESS (DEC): " ; BADD
1450 PRINT
```

1460 BADO\$=STR\$(BADO) : OPEN "O", #1, "BADO" : WHITE #1, BADO\$: CLOSE #1

1470 RETURN

1480 REM

1490 REM CURSOR POS

1500 REM ----

1510 REM

1520 PRINT CHR\$(27); CHR\$(61); CHR\$(32+LI); CHR\$(32+PO);

1530 RETURN

1540 END

BRISPIEL 2

ZWPOX:

DIESES PROGRAMM ZEIGT DIE UHRZEIT UND DAS DATUM AN UND ERLAUBT DAS SEIZEN DER ALARM-"LATCHES". SOBALD EIN ALARMZEITPUNKT ERREICHT WIRD, ERFOLGT DIE AUSGABE EINER MEILUNG.

BESCHRELBUNG DES PROGRAMMS:

ZEILENNR.: KURZBESCHREIEUNG:

- 50 90 ROUTINE ZUR UMWANIELING WON DEZIMALZAHLEN IN BCD-ZAHLEN UND ZURÜCK.
- 100 110 PORTADRESSE (STANDARDVOREINSTELLLING) WIRD VON DER DISKETTE GELESEN.
- 120 160 RÜCKSEIZUNG DER ALARM-"LATCH"-REGISTER DER ECHTZEITUHR.
- 170 500 ZEIT- UND DATUMANZEIGE DER ECHTZEITUHR WIE IN BEISPIEL 1.

 ZUERST WIRD UM EINE EINSTEILLING DER ALARMZEIT GEBETEN. DAS

 WORLIEGEN EINES ALARMS WIRD ABGEFRAGT. BEIM WORLIEGEN

 EINES ALARMS WIRD EINE NACHRICHT AUSGEGEBEN. UM EINE KORREXT PORMATIERTE AUSGABE ZU ERZIELEN WIRD "PRINT USING"

 VERWENDET.
- 510 620 AEFRACE, OB TASTATUREINCABE VORLIECT DURCH DIE HAUPT-SCHLEIFE, DIE SEXUNDEN ANZEIGT. "Q"=BEENDEN DES PROCRAMAS, "A"=ALARM. ZUSÄTZLICH WIRD DER ALARM AKTIVIERT.
- 630 720 UMWANDILING VOM WOCHENTAG-WERT IN DEN WOCHENTAG-NAMEN.

- 730 870 UMANDLING VOM HONAT-WERT IN DEN MONAT-NAMEN.
- 880 1170 DIESE ROUTINE WIRD AUFGERUFEN, WENN SIE DEN ALARM STELLEN MÖCHTEN. ZUERST WIRD DER ALARM, FALLS GESEIZT, UNWIRKSAM GEMACHT UND DIE WERTE DES VORHERIGEN ALARMS GELÖSCHT. EINE BILDSCHIRMANZEIGE ERBITTET DIE EINCABE DES DATUMS, DER ZEIT UND EINER NACHRICHT. UNKORREKTE WERTE WERDEN ABGEFANGEN. LEEREINCABE VON CR> BEWIRKT DIE BELEGING DER ALARM-"LATCH"-REGISTER MIT "IQVORIERE".
- 1180 1300 DARSTELLLING DES ALARYZEITPUNKTES DI KORREKTEN FORMAT.
- 1310 1390 UMANDLING DES DEZIMALMERTES IN BCD. "IQNORIERE" BELEGT DIE LATCHES MIT 204 DEZIMAL = 11001100 BINÄR.
- 1400 1490 SEIZEN DER ALARMLATCHES MIT DEN ERMITTELTEN WERTEN, AUSCABE DER AKTUELLEN ZEIT UND DES DATURS
- 1500 1610 UNTERROUTINE ZUR AUSCABE DER ALARM-NACHRICHT UND ERZEDGUNG EINES AKUSTISCHEN SIQNALS.
- 1620 1650 POSITIONIERUNG DER SCHREIBMARKE (CURSOR)
- 1660 1670 LÖSCHEN BIS ENDE BILDSCHIRM
- 10 RPM EXAMPLE 2
- 20 REM SET THE LATCHES ON THE REAL TIME CLOCK AND WAIT FOR ALARM
- 30 REM K 8 0 3
- 40 REM ----
- 50 REM DEFINE A FUNCTION TO CONVERT FROM DECIMAL TO BOD
- 60 DEF FNTOBOD(X)=($X\10$)#6+X
- 70 REM
- 80 REM DEFINE A FUNCTION TO CONVERT FROM BOD TO DECIMAL
- 90 DEF FNTODEC(X)=($X \setminus 16$)*10 + X MOD 16
- 100 OPEN "I", #1, "BADD" : INPUT #1, BADD\$: BADD=VAL(BADD\$) : CLOSE #1
- 110 REM
- 120 REM LATCH RESET
- 130 REM ----
- 140 OUT BADD, 4
- 150 OUT BADD+7,255
- 160 REM

```
170 REM GET TIME AND DATE FROM RIC
180 RDM ----
190 REM
200 PRINT CHE$(26) 'CLEAR SCREEN AND CURSOR HOME
210 LI=0 : PO=0 : COSUB 1610
220 PRINT "ENTER 'A' TO SET ALARM, 'Q' TO QUIT PROGRAM "
230 FLAG=0
240 REM CET TIME AND PRINT ONCE PER SECOND
250 OUT BADD, 0: X=INP(BADD+6): SEC=FNIODEC(X) 'READ SECOND 260 IF SEC=59 THEN ADDSEC=0 ELSE ADDSEC=SEC+1 'SET ROLLOVER CHECK
270 OUT BADD, 0: X=INP(BADD+6): SEC=FNTODEC(X) 'READ SECONDS
280 REM DETECT FOR ALARM
290 OUT BADD,4 'INT. CONTR./STATUS REG. 300 XX=INP(BADD+4) 'READ INT. STATUS REG.
310 IF XX O THEN COSUB 1500 'DISPLAY THAT INT. HAS COCURRED
320 IF SECOADDSEC COTO 270 'IF A SECOND HAS PASSED, GET THE TIME
330 OUT BADD, 0: X=INP(BADO+7): MIN=FNTODEC(X) 'CET MINUTE
340 OUT BADD, 1: X=INP(BADD+4): HR=FNTODEC(X) 'CET HOURS
350 X=INP(BADD+5): DOH=FNTODEC(X) 'CET DAY OF WEEX
360 X=INP(BADD+6): DOM=FNTODEC(X) 'CET DAY OF MONTH
370 X=INP(BADD+7): MIH=FNIODEC(X) 'CET MONIH
380 IF ADDSECCO AND FLAG=1 00TO 470
390 REM PRINT REAL TIME AND DATE
400 PRINT CHR$(30): PRINT CHR$(23) 'CURSOR HOME & CLEAR LINE
410 ON DOW COSTIB 650,660,670,680,690,700,710
420 ON MTH COSUB 750,760,770,780,790,800,810,820,830,840,850,860
430 PRINT "DATE: ", DOWS; ", ", MIH$, DOM;
440 LI=2: PO=55: COSUB 1610 'POS. HR,MIN
450 PRINT USING "TIME: ## : # :";HR, MIN
460 FLAG=1
470 LI=2:PO=70: COSUB 1610: PRINT CHR$ (23) 'CLEAR END OF LINE
480 LI=2 :PO=70: 00SUB 1610
                                               'POS. SEC
490 PRINT USING " #"; SEC;
500 REM
510 REM QUIT PROGRAM ? OR SET LATCHES ?
520 REM ----
530 SELS-INKEYS
540 IF SEL$="Q" 0010 1680
550 IF SELS="A" THEN COTO 880 'ENTRY FOR LATCH
560 REM ENABLE INTERRUPT ON LATCH ALARM
570 OUT BADD,4 'INT. CONTR.& STATUS REG.
580 OUT BADD+5,1 'SELECT INT. CONTR. REG & ENABLE ALARM
```

```
590 REM
600 REM
610 COTO 250 WAIT FOR NEXT SEC
620 RPM
630 REM CONVERT DAY OF WEEK NUMBERS TO DAY OF WEEK NAMES
640 REM ----
650 DOWS="Sunday": RETURN
660 DOWS="Hooday": RETURN
670 DOW$="TVeoday": RETURN
680 DOW$="Wednesday": RETURN
690 DOW$="Thursday": RETURN
700 DOW$="Friday": RETURN
710 DOWS="Saturday": RETURN
720 REM
730 REM CONVERT MONTH NUMBERS TO NAMES
740 REM ----
750 MIH$="January": RETURN
760 MIH$="February": RETURN
770 MIHt="Harch": RETURN
780 MIHS="ADMIL": RETURN
790 MIHS="Hay": RETURN
800 MIH$="June": RETURN
810 MIHS="July": RETURN
820 MIH$="August": RETURN
830 MIHS="September": RETURN
840 MIH$="October": RETURN
850 MIH$="November": RETURN
860 MIH$="December": RETURN
870 REM
880 REMSET LATCH
890 REM ----
900 OUT BADD, 4: OUT BADD+5, 0: YY=INP(BADD+4) DISABLE ALARM,
   CLEAR INT.
910 LI=8: PO=0: COSUB 1610: COSUB 1660 'CURSOR POS. & CLEAR END OF
   SCREEN
920 PRINT TAB(10); "ENTER ALARM - CR = Don't care"
930 PRINT
940 INPUT "DAY OF WEEK (1-7 SIN=1):"; LDOH$: LDOH=VAL(LDOH$)
950 IF LEN(LDON$)=0 0010 970
960 IF LDOK(1 OR LDOK)7 THEN PRINT CHR$(11) CHR$(23)::00TO 940
970 INPUT " MONTH (1-12):"; LMIH$: LMIH=VAL(LMIH$)
     IF LEN(LMIH$)=0 00TO 1000
980
```

```
990 IF LMIHK1 OR LMIHD12 THEN PRINT CHR$(11) CHR$(23);:00TO 970
1000 INPUT " DAY OF MONTH (1-31):":LDOM::LDOM=VAL(LDOM$)
1010 IF LEN(LDOMS)=0 00TO 1030
1020 IF LDOYK1 OR LDOYD31 THEN PRINT CHR$(11) CHR$(23);:00TO 1000
1030 PRINT
1040 INPUT " HOUR (0-23):":LHRs:LHR=VAL(LHRs)
1050 IF LEN(LAR$)=0 COTO 1070
1060 IF LHRKO OR LHRO23 THEN PRINT CHR$(11) CHR$(23);:00TO 1040
1070 INPUT " MINUTES (0-59):"; LMIN$: LMIN=VAL(LMIN$)
1080 IF LEN(LMIN$)=0 COTO 1100
1090 IF LMIN<0 OR LMIN>59 THEN PRINT CHR$(11) CHR$(23)::COTO 1070
1100 INPUT "
               SECONDS (0-59):";LSEC$ :LSEC=VAL(LSEC$)
1110 IF LEN(LSEC$)=0 00TO 1130
1120 IF LSECKO OR LSECX59 THEN PRINT CHR$(11) CHR$(23);:00TO 1100
1130 PRINT: INPUT " ALARM-MESSAGE (MAX.50):"; MESSAGE$
1140 ON LDON COSUB 650,660,670,680,690,700,710
1150 ON LMTH COSUB 750,760,770,780,790,800,810,820,830,840,850,860
1160 00SUB 1610 : 00SUB 1660 'CUPSOR POS. & CLEAR END OF SCREEN
1170 REM
1180 REM DISPLAY ALARM TIME & DATE
1190 REM ----
1200 LI=3 : PO=0
1210 COSUB 1610 :PRINT CHR$(23) CURSORPOS. & CLEAR LINE
1220 PRINT "ALARM:".
1230 IF LEN(LDOH$)=0 THEN PRINT "-,", ELSE PRINT DOH$;",",
1240 IF LEN(LMIH$)=0 THEN PRINT "-", ELSE PRINT MIH$,
1250 IF LEN(LDOM$)=0 THEN PRINT " -- ", ELSE PRINT " "; LDOM$,
1260 LI=4: PO=61 : COSUB 1610 'CURSOR POS.
1270 IF LEN(LHR$)=0 THEN PRINT USING "&:":"--".
      ELSE PRINT USING "# :"; VAL(LHR$).
1280 IF LEN(LMIN$)=0 THEN PRINT USING " & :":"-".
      ELSE PRINT USING " # :"; VAL(LMIN$),
1290 IF LEN(LSEC$)=0 THEN PRINT USING " &";"-".
      ELSE PRINT USING " ##": VAL(LSEC$):
1300 REM
1310 REM CONVERT DATA TO BCD, DETERMINE (DON'T CARE) LOCATIONS
1320 RDM ---
1330 IF LEN(LMIH$)=0 THEN LMIH=204 ELSE LMIH=FNTOBCD(LMIH)
1340 IF LEN(LDON'$)=0 THEN LDON=204 ELSE LDON=FNTOBOD(LDON)
1350 IF LEN(LDOM$)=0 THEN LDOM=204 ELSE LDOM=FNTOBOD(LDOM)
1360 IF LEN(LHR$)=0 THEN LHR=204 ELSE LHR=FNTOBCD(LHR)
1370 IF LEN(LMIN$)=0 THEN LMIN=204 ELSE LMIN=FNTOBOD(LMIN)
```

```
1380 IF LEN(LSEC$)=0 THEN LSEC=204 ELSE LSEC=FNTOBCD(LSEC)
1390 REM
1400 REM SET TIMES AND (DON'T CARES) INTO THE RTC LATCHES
1410 REM ----
1420 OUT BADD, 2 : OUT BADD+6, LSEC
1430
               OUT BADD+7, LMIN
1440 OUT BADD, 3: OUT BADD+4, LHR
                 OUT BADD+5.LDOW
1450
1460
                OUT BADD+6, LDOM
1470
                 OUT BADD+7, LMTH
1480 FLAG=0: COTO 250 WAIT FOR NEXT SEC
1490 REM
1500 REM OUTPUT MESSAGE
1510 REM ----
1520 LI=20: P0=0
1530 COSUB 1610 :PRINT ;MESSACES;
1540 RESTORE
1550 FOR I=1 TO 4
1560 READ TRE. VOL
1570 PRINT CHR$(27);CHR$(77);CHR$(32+TRE);CHR$(32+VOL);
1580 DATA 20,10,30,10,40,00,30,5
1590 NEXT
1600 RETURN
1610 REM
1620 REM CURSOR POSITION
1630 REM ----
1640 PRINT CHR$(27):CHR$(61):CHR$(32+LI):CHR$(32+PO):
1650 RETURN
1660 PRINT CHR$(27);CHR$(121)
1670 RETURN
1680 END
```

INFORMATION FÜR ASSEMBLER PROGRAMMIERER

Das Lesen des Interrupt-(Unterbrechungs-)Status-Registers löscht dieses Register. Das Interrupt-Status-Register könnte genau dann gelesen werden, wenn ein Interrupt auftritt. Das kann eine Störung verursachen und der Interrupt könnte vom Lesekommando übersehen werden. Vergewissern Sie sich, daß in Assemblerprogrammen das Interrupt-Status-Register dann gelesen wird, wenn kein Interrupt erwartet wird.

Beispiel:

INSTAT

LESE ZÄHLER 1/1000 SEK. IN ALPHA

LESE UMSTELLUNGKONTROLLBIT (ROLLOVER-BIT)

WENN UMSTELLUNGKONTROLLBIT = 1, SPRUNG NACH INSTAT

LOOP

LESE ZÄHLER 1/1000 SEK. IN BETA

LESE UMSTELLUNGKONTROLLBIT

WENN UMSTELLUNGKONTROLLBIT = 1, SPRUNG NACH LOOP

WENN ALPHA = BETA, SPRUNG NACH LOOP

WARTE 0,1 MS. *

LESE INTERRUPT STATUS REGISTER

^{* =} Nächster Interrupt kann nach 0,9 ms auftreten.

