

MARKETING

GENIE III

EG 3200


SCHEMATICS

AUGUST, 1982.

EACA COMPUTER LTD.


MARKETING

3 AUG 1982




GENIE III CPU BOARD

CPU BOARD SHEET 3




MARKETING


CPU BOARD SHEET 3



MARKETING


CPU BOARD SHEET 2






GENIE III

INTERFACE 1




GENIE III CPU BOARD

CPU BOARD SHEET 2




MARKETING




von oben
rot H-SYNC
schwarz V-SYNC
weiß SIGNAL
Masse GND

CLK 46505
1.609375 MHz





INTERFACE 1
PAGE 2 OF 2


÷ 14
C. 9.1964




INTERFACE II












THIS PART WILL BE DELETED ON PCB REV. C,
3/8/82.















GENIE II KEYBOARD


Keyboard Stecker Lotseite:

20. . . . 2
10. . . . 1



MARKETING

3 AUG 1982




GENIE III MOTHER BOARD

COMPONENT LAYOUT

PAGE 1 OF 2


CONNECTOR 20 PIN TO KEYBOARD

JUMPER




GENIE III MOTHER
BOARD COMPONENT
LAYOUT
PAGE 2 OF 2

MARKETING
- 3 AUG 1982



PROGRAMMABLE
GRAPHIC ADAPTOR
PAGE 1 OF 2

MARKETING




157 Data selector

2114 16x4 RAM

166 8 Bit shift register


PROGRAMMABLE
GRAPHIC-CHARACTER
ADAPTOR

PAGE 2 OF 2



MARKETING


- 3 AUG 1982




NOTE: FOR PCB REV. B ONLY.
3/8/82.

POWER SUPPLY
COMPONENT LAYOUT
EG3200
PAGE 1 OF 3


MARKETING



NOTE: FOR PCB REV. B ONLY.
3/8/02




POWER SUPPLY
EG3200
PAGE 3 OF 3



POWER SUPPLY
EQ 3100
PAGE 1


NOTE: FOR PCB REV. C
UPDATED CIRCUIT.
3/8/82


MARKETING




POWER SUPPLY
EG3200
PAGE 2

NOTE : FOR PCB REV. C
UPDATED CIRCUIT
3/8/82.






$$RSMR = \overline{BOVT} \cdot EF^* = \overline{EF^* + BOVT}$$



$$= \overline{BOVT} \cdot EF^*$$



Genie III Interface I (Unterste Platine: Druckeranschluß)

Die Hardware modifikation verbindet ein RESET des seriellen Bausteins INS 8250, wenn die unteren Adressleitungen EF beibehalten und IORR in der CPU anliegt. Dieses Zusammenfassen ist gegeben, wenn der 25ms Interrupt in einer Adresse xx EF auftritt.


Nach der Modifikation ist ein RESET des Bausteins mit $\overline{OUT}(EF)$, 3 möglich

Bitte EALA konzedieren

Heide
01.05.83

MARKETING

- 3 AUG 1982



GENIE III

INTERFACE 1


CPU BOARD SHEET 1

ALT

$$1,778 = \frac{16}{9}$$

$$3,2 = \frac{16}{5}$$

Reset out 18 over 7



IC 1,2,12	74LS157
IC 3	74LS30
IC 4	82S123 oder aehnlich PROM 32*8 Tri-State
IC 5	74LS74
IC 6,8,10,16	
17	74LS32
IC 7	7407
IC 9	74LS00
IC 11	74LS174
IC 13	74LS245
IC 14,15	74LS138
IC 18	74LS293
IC 20,23	75189
IC 22,24	INS 8250
IC 21,25	75188
IC 26	74LS374
IC 27	74LS367
IC 28	74LS123

Bank 1:
IC69-IC76 4164 150ns ohne self refresh

Bank 2:
IC53-IC60 4164 150ns ohne self refresh

Bank 3:
IC37-IC44 4164 150ns ohne self refresh

Bank 4:
IC61-IC68 4164 150ns ohne self refresh

Bank 5:
IC45-IC52 4164 150ns ohne self refresh

Bank 6:
IC29-IC36 4164 150ns ohne self refresh

R1-R16 33 Ohm 1/8W
R17 1.0 kOhm 1/8W
R18,R20 1 MOhm 1/8W
R R21 1.5 kOhm 1/8W
R22 20 kOhm 1/8W

D TD68 o.ae.

Q 3.072 MHz

C 0.1 uF
C1-C4 30 pF ker.
C5 220 pF

Inhalt des PROM's:

Adresse Daten
=====

00-0C	EF
0D	FF
0E	ED
0F	EB
10	E7
11-1F	EF

384 L